/external/llvm/test/MC/Mips/ |
D | mips-control-instructions.s | 30 # CHECK32: tltu $zero, $3 # encoding: [0x00,0x03,0x00,0x33] 31 # CHECK32: tltu $zero, $3, 255 # encoding: [0x00,0x03,0x3f,0xf3] 61 # CHECK64: tltu $zero, $3 # encoding: [0x00,0x03,0x00,0x33] 62 # CHECK64: tltu $zero, $3, 255 # encoding: [0x00,0x03,0x3f,0xf3] 95 tltu $0,$3 96 tltu $0,$3,255
|
D | micromips-trap-instructions.s | 16 # CHECK-EL: tltu $8, $9 # encoding: [0x28,0x01,0x3c,0x0a] 31 # CHECK-EB: tltu $8, $9 # encoding: [0x01,0x28,0x0a,0x3c] 43 tltu $8, $9, 0
|
/external/llvm/test/MC/Mips/micromips32r6/ |
D | invalid-wrong-error.s | 22 tltu $8, $9, $2 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate 23 tltu $8, $9, -1 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate 24 …tltu $8, $9, 16 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
|
D | valid.s | 263 tltu $11, $16 # CHECK: tltu $11, $16 # encoding: [0x02,0x0b,0x0a,0x3c] 264 tltu $16, $sp, 15 # CHECK: tltu $16, $sp, 15 # encoding: [0x03,0xb0,0xfa,0x3c]
|
/external/llvm/test/MC/Mips/micromips64r6/ |
D | invalid-wrong-error.s | 30 tltu $8, $9, $2 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate 31 tltu $8, $9, -1 # CHECK: :[[@LINE]]:16: error: expected 10-bit unsigned immediate 32 …tltu $8, $9, 16 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
|
D | valid.s | 135 tltu $11, $16 # CHECK: tltu $11, $16 # encoding: [0x02,0x0b,0x0a,0x3c] 136 tltu $16, $sp, 15 # CHECK: tltu $16, $sp, 15 # encoding: [0x03,0xb0,0xfa,0x3c]
|
/external/llvm/test/MC/Mips/mips2/ |
D | valid.s | 168 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 169 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips32/ |
D | valid.s | 198 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 199 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips32r3/ |
D | valid.s | 235 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 236 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips3/ |
D | valid.s | 232 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 233 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips32r5/ |
D | valid.s | 236 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 237 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips32r2/ |
D | valid.s | 235 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 236 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips1/ |
D | invalid-mips2.s | 41 …tltu $11,$16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur… 42 …tltu $16,$29,1016 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
|
/external/llvm/test/MC/Mips/mips64/ |
D | valid.s | 282 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 283 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips4/ |
D | valid.s | 261 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 262 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips5/ |
D | valid.s | 263 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 264 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips64r3/ |
D | valid.s | 308 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 309 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips64r2/ |
D | valid.s | 308 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 309 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Mips/mips64r5/ |
D | valid.s | 309 … tltu $11,$16 # CHECK: tltu $11, $16 # encoding: [0x01,0x70,0x00,0x33] 310 … tltu $16,$29,1016 # CHECK: tltu $16, $sp, 1016 # encoding: [0x02,0x1d,0xfe,0x33]
|
/external/llvm/test/MC/Disassembler/Mips/mips2/ |
D | valid-mips2-el.txt | 154 0x33 0x00 0x70 0x01 # CHECK: tltu $11, $16 155 0x33 0xfe 0x1d 0x02 # CHECK: tltu $16, $sp, 1016
|
D | valid-mips2.txt | 47 0x01 0x70 0x00 0x33 # CHECK: tltu $11, $16 51 0x02 0x1d 0xfe 0x33 # CHECK: tltu $16, $sp, 1016
|
/external/llvm/test/MC/Disassembler/Mips/mips32r6/ |
D | valid-mips32r6-el.txt | 154 0x33 0x00 0x70 0x01 # CHECK: tltu $11, $16 155 0x33 0xfe 0x1d 0x02 # CHECK: tltu $16, $sp, 1016
|
D | valid-mips32r6.txt | 31 0x01 0x70 0x00 0x33 # CHECK: tltu $11, $16 33 0x02 0x1d 0xfe 0x33 # CHECK: tltu $16, $sp, 1016
|
/external/llvm/test/MC/Disassembler/Mips/mips64r6/ |
D | valid-mips64r6-el.txt | 186 0x33 0x00 0x70 0x01 # CHECK: tltu $11, $16 187 0x33 0xfe 0x1d 0x02 # CHECK: tltu $16, $sp, 1016
|
/external/llvm/test/MC/Disassembler/Mips/mips3/ |
D | valid-mips3-el.txt | 202 0x33 0x00 0x70 0x01 # CHECK: tltu $11, $16 203 0x33 0xfe 0x1d 0x02 # CHECK: tltu $16, $sp, 1016
|