/external/llvm/test/CodeGen/ARM/ |
D | sat-arith.ll | 46 ; CHECK: usat [[R1:.*]], #31, [[R0]] 47 %tmp = call i32 @llvm.arm.usat(i32 128, i32 31) 55 ; CHECK: usat [[R1:.*]], #0, [[R0]] 56 %tmp = call i32 @llvm.arm.usat(i32 128, i32 0) 63 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | usat-upper.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 32) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | usat-lower.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 -1) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
/external/llvm/test/MC/ARM/ |
D | thumb2-diagnostics.s | 95 usat r0, #1, r0, asr #32
|
D | basic-arm-instructions.s | 3388 usat r8, #1, r10 3389 usat r8, #4, r10, lsl #0 3390 usat r8, #5, r10, lsl #31 3391 usat r8, #31, r10, asr #32 3392 usat r8, #16, r10, asr #1 3394 @ CHECK: usat r8, #1, r10 @ encoding: [0x1a,0x80,0xe1,0xe6] 3395 @ CHECK: usat r8, #4, r10 @ encoding: [0x1a,0x80,0xe4,0xe6] 3396 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x9a,0x8f,0xe5,0xe6] 3397 @ CHECK: usat r8, #31, r10, asr #32 @ encoding: [0x5a,0x80,0xff,0xe6] 3398 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xda,0x80,0xf0,0xe6]
|
D | basic-thumb2-instructions.s | 3517 usat r8, #1, r10 3518 usat r8, #4, r10, lsl #0 3519 usat r8, #5, r10, lsl #31 3520 usat r8, #16, r10, asr #1 3522 @ CHECK: usat r8, #1, r10 @ encoding: [0x8a,0xf3,0x01,0x08] 3523 @ CHECK: usat r8, #4, r10 @ encoding: [0x8a,0xf3,0x04,0x08] 3524 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x8a,0xf3,0xc5,0x78] 3525 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xaa,0xf3,0x50,0x08]
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | basic-arm-instructions.s | 2470 usat r8, #1, r10 2471 usat r8, #4, r10, lsl #0 2472 usat r8, #5, r10, lsl #31 2473 usat r8, #31, r10, asr #32 2474 usat r8, #16, r10, asr #1 2476 @ CHECK: usat r8, #1, r10 @ encoding: [0x1a,0x80,0xe1,0xe6] 2477 @ CHECK: usat r8, #4, r10 @ encoding: [0x1a,0x80,0xe4,0xe6] 2478 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x9a,0x8f,0xe5,0xe6] 2479 @ CHECK: usat r8, #31, r10, asr #32 @ encoding: [0x5a,0x80,0xff,0xe6] 2480 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xda,0x80,0xf0,0xe6]
|
D | basic-thumb2-instructions.s | 3020 usat r8, #1, r10 3021 usat r8, #4, r10, lsl #0 3022 usat r8, #5, r10, lsl #31 3023 usat r8, #16, r10, asr #1 3025 @ CHECK: usat r8, #1, r10 @ encoding: [0x8a,0xf3,0x01,0x08] 3026 @ CHECK: usat r8, #4, r10 @ encoding: [0x8a,0xf3,0x04,0x08] 3027 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x8a,0xf3,0xc5,0x78] 3028 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xaa,0xf3,0x50,0x08]
|
/external/valgrind/none/tests/arm/ |
D | v6media.stdout.exp | 632 usat r0, #0, r1 :: rd 0x00000000 rm 0x0123abcd, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 633 usat r0, #1, r1 :: rd 0x00000001 rm 0x0123abcd, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 634 usat r0, #5, r1 :: rd 0x0000001f rm 0x0123abcd, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 635 usat r0, #8, r1 :: rd 0x000000ff rm 0x0123abcd, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 636 usat r0, #11, r1 :: rd 0x000007ff rm 0x11110000, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 637 usat r0, #13, r1 :: rd 0x00001fff rm 0x11110000, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 638 usat r0, #15, r1 :: rd 0x00007fff rm 0x11110000, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 639 usat r0, #0, r1 :: rd 0x00000000 rm 0xebbff82b, carryin 0, cpsr 0x08000000 Q ge[3:0]=0000 640 usat r0, #31, r1, lsl #0 :: rd 0x5f986e68 rm 0x5f986e68, carryin 0, cpsr 0x00000000 ge[3:0]=… 641 usat r0, #31, r1, lsl #0 :: rd 0x00000000 rm 0xe7aa57b4, carryin 0, cpsr 0x08000000 Q ge[3:0]=… [all …]
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | arm-tests.txt | 146 # CHECK: usat r8, #0, r10, asr #32
|
D | basic-arm-instructions.txt | 2209 # CHECK: usat r8, #1, r10 2210 # CHECK: usat r8, #4, r10 2211 # CHECK: usat r8, #5, r10, lsl #31 2212 # CHECK: usat r8, #31, r10, asr #32 2213 # CHECK: usat r8, #16, r10, asr #1
|
D | thumb2.txt | 2367 # CHECK: usat r8, #1, r10 2368 # CHECK: usat r8, #4, r10 2369 # CHECK: usat r8, #5, r10, lsl #31 2370 # CHECK: usat r8, #16, r10, asr #1
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | arm-tests.txt | 170 # CHECK: usat r8, #0, r10, asr #32
|
D | basic-arm-instructions.txt | 2382 # CHECK: usat r8, #1, r10 2383 # CHECK: usat r8, #4, r10 2384 # CHECK: usat r8, #5, r10, lsl #31 2385 # CHECK: usat r8, #31, r10, asr #32 2386 # CHECK: usat r8, #16, r10, asr #1
|
D | thumb2.txt | 2518 # CHECK: usat r8, #1, r10 2519 # CHECK: usat r8, #4, r10 2520 # CHECK: usat r8, #5, r10, lsl #31 2521 # CHECK: usat r8, #16, r10, asr #1
|
/external/v8/src/arm/ |
D | assembler-arm.h | 942 void usat(Register dst, int satpos, const Operand& src, Condition cond = al);
|
D | macro-assembler-arm.cc | 3692 usat(output_reg, 8, Operand(input_reg)); in ClampUint8()
|
D | assembler-arm.cc | 1803 void Assembler::usat(Register dst, in usat() function in v8::internal::Assembler
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 3645 void usat(Condition cond, Register rd, uint32_t imm, const Operand& operand); 3646 void usat(Register rd, uint32_t imm, const Operand& operand) { in usat() function 3647 usat(al, rd, imm, operand); in usat()
|
D | disasm-aarch32.h | 1294 void usat(Condition cond, Register rd, uint32_t imm, const Operand& operand);
|
D | disasm-aarch32.cc | 3589 void Disassembler::usat(Condition cond, in usat() function in vixl::aarch32::Disassembler 9412 usat(CurrentCond(), in DecodeT32() 9450 usat(CurrentCond(), in DecodeT32() 63898 usat(condition, in DecodeA32() 63975 usat(condition, in DecodeA32()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2063 NoItinerary, "usat", "\t$Rd, $sat_imm, $Rn$sh", []> { 3945 def : t2InstAlias<"usat${p} $Rd, $sat_imm, $Rn",
|
D | ARMInstrInfo.td | 3281 SatFrm, NoItinerary, "usat", "\t$Rd, $sat_imm, $Rn$sh", []> { 4926 def : ARMInstAlias<"usat${p} $Rd, $sat_imm, $Rn",
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2268 NoItinerary, "usat", "\t$Rd, $sat_imm, $Rn$sh", []> { 4647 def : t2InstAlias<"usat${p} $Rd, $sat_imm, $Rn",
|
D | ARMInstrInfo.td | 3682 SatFrm, NoItinerary, "usat", "\t$Rd, $sat_imm, $Rn$sh", []> { 5636 def : ARMInstAlias<"usat${p} $Rd, $sat_imm, $Rn",
|