Home
last modified time | relevance | path

Searched refs:usubl2 (Results 1 – 19 of 19) sorted by relevance

/external/llvm/test/MC/AArch64/
Dneon-3vdiff.s73 usubl2 v0.8h, v1.16b, v2.16b
74 usubl2 v0.4s, v1.8h, v2.8h
75 usubl2 v0.2d, v1.4s, v2.4s
Darm64-advsimd.s2096 usubl2 v9.8h, v13.16b, v14.16b
2098 usubl2 v9.4s, v13.8h, v14.8h
2100 usubl2 v9.2d, v13.4s, v14.4s
2102 ; CHECK: usubl2.8h v9, v13, v14 ; encoding: [0xa9,0x21,0x2e,0x6e]
2104 ; CHECK: usubl2.4s v9, v13, v14 ; encoding: [0xa9,0x21,0x6e,0x6e]
2106 ; CHECK: usubl2.2d v9, v13, v14 ; encoding: [0xa9,0x21,0xae,0x6e]
Dneon-diagnostics.s2197 usubl2 v0.8h, v1.16h, v2.16b
2198 usubl2 v0.4s, v1.8s, v2.8h
2199 usubl2 v0.2d, v1.4d, v2.4s
/external/llvm/test/CodeGen/AArch64/
Darm64-vsub.ll238 ;CHECK: usubl2.8h
253 ;CHECK: usubl2.4s
268 ;CHECK: usubl2.2d
Darm64-neon-3vdiff.ll397 ; CHECK: usubl2 {{v[0-9]+}}.8h, {{v[0-9]+}}.16b, {{v[0-9]+}}.16b
409 ; CHECK: usubl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, {{v[0-9]+}}.8h
421 ; CHECK: usubl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s
Darm64-vadd.ll776 ; CHECK: usubl2.2d
/external/llvm/test/MC/Disassembler/AArch64/
Dneon-instructions.txt1174 # CHECK: usubl2 v0.8h, v1.16b, v2.16b
1175 # CHECK: usubl2 v0.4s, v1.8h, v2.8h
1176 # CHECK: usubl2 v0.2d, v1.4s, v2.4s
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour2118 0x~~~~~~~~~~~~~~~~ 6eb12301 usubl2 v1.2d, v24.4s, v17.4s
2119 0x~~~~~~~~~~~~~~~~ 6e632024 usubl2 v4.4s, v1.8h, v3.8h
2120 0x~~~~~~~~~~~~~~~~ 6e272097 usubl2 v23.8h, v4.16b, v7.16b
Dlog-disasm2118 0x~~~~~~~~~~~~~~~~ 6eb12301 usubl2 v1.2d, v24.4s, v17.4s
2119 0x~~~~~~~~~~~~~~~~ 6e632024 usubl2 v4.4s, v1.8h, v3.8h
2120 0x~~~~~~~~~~~~~~~~ 6e272097 usubl2 v23.8h, v4.16b, v7.16b
Dlog-all5539 0x~~~~~~~~~~~~~~~~ 6eb12301 usubl2 v1.2d, v24.4s, v17.4s
5541 0x~~~~~~~~~~~~~~~~ 6e632024 usubl2 v4.4s, v1.8h, v3.8h
5543 0x~~~~~~~~~~~~~~~~ 6e272097 usubl2 v23.8h, v4.16b, v7.16b
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc2461 __ usubl2(v1.V2D(), v24.V4S(), v17.V4S()); in GenerateTestSequenceNEON() local
2462 __ usubl2(v4.V4S(), v1.V8H(), v3.V8H()); in GenerateTestSequenceNEON() local
2463 __ usubl2(v23.V8H(), v4.V16B(), v7.V16B()); in GenerateTestSequenceNEON() local
/external/vixl/src/aarch64/
Dsimulator-aarch64.h2376 LogicVRegister usubl2(VectorFormat vform,
Dassembler-aarch64.h2190 void usubl2(const VRegister& vd, const VRegister& vn, const VRegister& vm);
Dmacro-assembler-aarch64.h2243 V(usubl2, Usubl2) \
Dsimulator-aarch64.cc3541 usubl2(vf_l, rd, rn, rm); in VisitNEON3Different()
Dlogic-aarch64.cc2947 LogicVRegister Simulator::usubl2(VectorFormat vform, in usubl2() function in vixl::aarch64::Simulator
Dassembler-aarch64.cc1926 V(usubl2, NEON_USUBL2, vn.IsVector() && vn.IsQ()) \
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md4568 void usubl2(const VRegister& vd,
/external/valgrind/none/tests/arm64/
Dfp_and_simd.stdout.exp27394 usubl2 v2.2d, v11.4s, v29.4s 6b0e1114640ef98b57b35e1995071a99 bede13a690458e734b5a5c9abc774ca0 …
27396 usubl2 v2.4s, v11.8h, v29.8h eea3d0940b203101c3454d1d44996a7d 7bd59c727d3a6555b41b80ff5c37fd6a …
27399 usubl2 v2.8h, v11.16b, v29.16b d400b0c5c2169d7171db5eaffcbbf50d 57e8c440614da5ea4edb38a9c8b8cbeb…