Home
last modified time | relevance | path

Searched refs:vmulss (Results 1 – 25 of 26) sorted by relevance

12

/external/llvm/test/CodeGen/X86/
Drecip-fastmath.ll25 ; RECIP: vmulss
27 ; RECIP: vmulss
33 ; REFINE: vmulss
35 ; REFINE: vmulss
37 ; REFINE: vmulss
39 ; REFINE: vmulss
Dsqrt-fastmath.ll37 ; ESTIMATE-NEXT: vmulss %xmm1, %xmm0, %xmm2
38 ; ESTIMATE-NEXT: vmulss %xmm1, %xmm2, %xmm1
40 ; ESTIMATE-NEXT: vmulss {{.*}}(%rip), %xmm2, %xmm2
41 ; ESTIMATE-NEXT: vmulss %xmm1, %xmm2, %xmm1
80 ; ESTIMATE-NEXT: vmulss %xmm1, %xmm1, %xmm2
81 ; ESTIMATE-NEXT: vmulss %xmm2, %xmm0, %xmm0
83 ; ESTIMATE-NEXT: vmulss {{.*}}(%rip), %xmm1, %xmm1
84 ; ESTIMATE-NEXT: vmulss %xmm0, %xmm1, %xmm0
Dfp-fast.ll7 ; CHECK-NEXT: vmulss {{.*}}(%rip), %xmm0, %xmm0
17 ; CHECK-NEXT: vmulss {{.*}}(%rip), %xmm0, %xmm0
28 ; CHECK-NEXT: vmulss {{.*}}(%rip), %xmm0, %xmm0
39 ; CHECK-NEXT: vmulss {{.*}}(%rip), %xmm0, %xmm0
50 ; CHECK-NEXT: vmulss {{.*}}(%rip), %xmm0, %xmm0
Ddagcombine-unsafe-math.ll22 ; CHECK: vmulss LCPI1_0(%rip), %xmm0, %xmm0
32 ; CHECK: vmulss LCPI2_0(%rip), %xmm0, %xmm0
Ddag-fmf-cse.ll12 ; CHECK-NEXT: vmulss %xmm1, %xmm0, %xmm0
Dsse-scalar-fp-arith.ll53 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
236 ; AVX-NEXT: vmulss %xmm0, %xmm1, %xmm0
385 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm1
386 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
464 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
605 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
728 ; AVX-NEXT: vmulss %xmm0, %xmm1, %xmm0
853 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
976 ; AVX-NEXT: vmulss %xmm0, %xmm1, %xmm0
Dfnabs.ll21 ; CHECK: vmulss
Dfold-load-binops.ll85 ; AVX-NEXT: vmulss (%rdi), %xmm0, %xmm0
Dmachine-combiner.ll160 ; AVX-NEXT: vmulss %xmm3, %xmm2, %xmm1
161 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
Dsse-intrinsics-x86.ll355 ; KNL-NEXT: vmulss %xmm1, %xmm0, %xmm0
Dstack-folding-fp-avx1.ll1241 …;CHECK: vmulss {{-?[0-9]*}}(%rsp), {{%xmm[0-9][0-9]*}}, {{%xmm[0-9][0-9]*}} {{.*#+}} 4-byte …
1249 …;CHECK: vmulss {{-?[0-9]*}}(%rsp), {{%xmm[0-9][0-9]*}}, {{%xmm[0-9][0-9]*}} {{.*#+}} 16-byte…
Davx-intrinsics-x86.ll2654 ; AVX-NEXT: vmulss %xmm1, %xmm0, %xmm0
2659 ; AVX512VL-NEXT: vmulss %xmm1, %xmm0, %xmm0
/external/v8/src/ia32/
Dassembler-ia32.h1292 void vmulss(XMMRegister dst, XMMRegister src1, XMMRegister src2) { in vmulss() function
1293 vmulss(dst, src1, Operand(src2)); in vmulss()
1295 void vmulss(XMMRegister dst, XMMRegister src1, const Operand& src2) { in vmulss() function
/external/llvm/test/MC/X86/
Davx512-encodings.s6841 vmulss %xmm14, %xmm10, %xmm22
6845 vmulss %xmm14, %xmm10, %xmm22 {%k4}
6849 vmulss %xmm14, %xmm10, %xmm22 {%k4} {z}
6853 vmulss {rn-sae}, %xmm14, %xmm10, %xmm22
6857 vmulss {ru-sae}, %xmm14, %xmm10, %xmm22
6861 vmulss {rd-sae}, %xmm14, %xmm10, %xmm22
6865 vmulss {rz-sae}, %xmm14, %xmm10, %xmm22
6869 vmulss (%rcx), %xmm10, %xmm22
6873 vmulss 291(%rax,%r14,8), %xmm10, %xmm22
6877 vmulss 508(%rdx), %xmm10, %xmm22
[all …]
Dx86-32-avx.s9 vmulss %xmm4, %xmm6, %xmm2
45 vmulss 3735928559(%ebx,%ecx,8), %xmm2, %xmm5
Dintel-syntax-avx512.s9145 vmulss xmm22, xmm10, xmm14
9149 vmulss xmm22 {k4}, xmm10, xmm14
9153 vmulss xmm22 {k4} {z}, xmm10, xmm14
9157 vmulss xmm22, xmm10, xmm14, {rn-sae}
9161 vmulss xmm22, xmm10, xmm14, {ru-sae}
9165 vmulss xmm22, xmm10, xmm14, {rd-sae}
9169 vmulss xmm22, xmm10, xmm14, {rz-sae}
9173 vmulss xmm22, xmm10, dword ptr [rcx]
9177 vmulss xmm22, xmm10, dword ptr [rax + 8*r14 + 291]
9181 vmulss xmm22, xmm10, dword ptr [rdx + 508]
[all …]
Dx86_64-avx-encoding.s9 vmulss %xmm8, %xmm9, %xmm10 label
45 vmulss -4(%rcx,%rbx,8), %xmm10, %xmm11 label
/external/swiftshader/third_party/LLVM/test/MC/X86/
Dx86_64-avx-encoding.s9 vmulss %xmm8, %xmm9, %xmm10 label
45 vmulss -4(%rcx,%rbx,8), %xmm10, %xmm11 label
Dx86-32-avx.s9 vmulss %xmm4, %xmm6, %xmm2
45 vmulss 3735928559(%ebx,%ecx,8), %xmm2, %xmm5
/external/v8/src/compiler/ia32/
Dcode-generator-ia32.cc1289 __ vmulss(i.OutputDoubleRegister(), i.InputDoubleRegister(0), in AssembleArchInstruction() local
/external/v8/src/compiler/x64/
Dcode-generator-x64.cc1748 ASSEMBLE_AVX_BINOP(vmulss); in AssembleArchInstruction()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86GenAsmMatcher.inc5647 { X86::VMULSSrr, "vmulss", Convert__Reg1_2__Reg1_1__Reg1_0, { MCK_FR32, MCK_FR32, MCK_FR32 }, 0},
5648 { X86::VMULSSrm, "vmulss", Convert__Reg1_2__Reg1_1__Mem5_0, { MCK_Mem, MCK_FR32, MCK_FR32 }, 0},
DX86GenAsmWriter.inc4041 "mulps\t\000vmulsd\t\000vmulss\t\000vmwritel\t\000vmwriteq\t\000vmxoff\000"
/external/libyuv/files/source/
Drow_win.cc6108 vmulss xmm4, xmm4, kExpBias
/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
Davx-intrinsics-x86.ll1574 ; CHECK: vmulss

12