Home
last modified time | relevance | path

Searched refs:LSR (Results 1 – 8 of 8) sorted by relevance

/system/core/libpixelflinger/codeflinger/
Dload_store.cpp135 MOV(AL, 0, d.reg, reg_imm(s, LSR, l)); // component = packed >> l; in extract()
212 ORR(AL, 0, d, d, reg_imm(d, LSR, sbits)); in expand()
329 MOV(AL, 0, ireg, reg_imm(s.reg, LSR, sl)); in downshift()
335 SUB(AL, 0, ireg, s.reg, reg_imm(s.reg, LSR, dbits)); in downshift()
337 if (shift>0) ADD(AL, 0, ireg, ireg, reg_imm(dither.reg, LSR, shift)); in downshift()
346 MOV(AL, 0, ireg, reg_imm(s.reg, LSR, shift)); in downshift()
354 MOV(AL, 0, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
356 ORR(AL, 0, d.reg, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
363 MOV(AL, 0, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
365 ORR(AL, 0, d.reg, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
Dblending.cpp139 MOV(AL, 0, temp.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending()
149 MOV(AL, 0, fragment.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending()
332 ADD(AL, 0, factor.reg, fb.reg, reg_imm(fb.reg, LSR, fb.s-1)); in build_blend_factor()
338 reg_imm(fragment.reg, LSR, fragment.s-1)); in build_blend_factor()
344 reg_imm(src_alpha.reg, LSR, src_alpha.s-1)); in build_blend_factor()
351 reg_imm(factor.reg, LSR, factor.s-1)); in build_blend_factor()
372 MOV(AL, 0, factor.reg, reg_imm(factor.reg, LSR, factor.s-8)); in build_blend_factor()
448 if (shift>0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift)); in build_blendFOneMinusF()
466 if (shift>0) SUB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift)); in build_blendOneMinusFF()
545 MOV(AL, 0, d.reg, reg_imm(vreg, LSR, vshift)); in mul_factor()
[all …]
Dtexturing.cpp100 MOV(AL, 0, end, reg_imm(parts.count.reg, LSR, 16)); in init_iterated_color()
164 reg_imm(parts.iterated.reg, LSR, 16)); in init_iterated_color()
837 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
852 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
866 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
926 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
929 AND(AL, 0, temp, mask, reg_imm(pixel, LSR, 8)); in filter32()
942 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
945 AND(AL, 0, temp, mask, reg_imm(pixel, LSR, 8)); in filter32()
957 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
[all …]
DGGLAssembler.cpp434 ADD(AL, 0, Rs, Rs, reg_imm(parts.count.reg, LSR, 16)); in build_scanline_prolog()
557 MOV(AL, 0, fragment.reg, reg_imm(incoming.reg, LSR, incoming.l)); in build_incoming_component()
577 reg_imm(mAlphaSource.reg, LSR, shift)); in build_incoming_component()
586 reg_imm(fragment.reg, LSR, shift)); in build_incoming_component()
706 if (shift) CMP(AL, fragment.reg, reg_imm(ref, LSR, shift)); in build_alpha_test()
770 ADDR_SUB(AL, 0, zbase, zbase, reg_imm(parts.count.reg, LSR, 15)); in build_depth_test()
775 CMP(AL, depth, reg_imm(z, LSR, 16)); in build_depth_test()
783 MOV(AL, 0, depth, reg_imm(z, LSR, 16)); in build_depth_test()
DMIPS64Assembler.cpp380 case LSR: mMips->SRL(tmpReg, amode.reg, amode.value); break; in dataProcAdrModes()
503 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()
530 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()
DArm64Assembler.cpp503 if(Op2 == OPERAND_REG_IMM && mAddrMode.reg_imm_type == LSR) in ADDR_SUB()
506 LSR, mAddrMode.reg_imm_shift); in ADDR_SUB()
DARMAssemblerInterface.h43 LSL, LSR, ASR, ROR enumerator
DMIPSAssembler.cpp393 case LSR: mMips->SRL(tmpReg, amode.reg, amode.value); break; in dataProcAdrModes()
504 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()
536 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()