/art/compiler/trampolines/ |
D | trampoline_compiler.cc | 177 __ LoadFromOffset(kLoadDoubleword, T9, A0, offset.Int32Value()); in CreateTrampoline() 180 __ LoadFromOffset(kLoadDoubleword, T9, A0, JNIEnvExt::SelfOffset(8).Int32Value()); in CreateTrampoline() 181 __ LoadFromOffset(kLoadDoubleword, T9, T9, offset.Int32Value()); in CreateTrampoline() 184 __ LoadFromOffset(kLoadDoubleword, T9, S1, offset.Int32Value()); in CreateTrampoline()
|
/art/compiler/utils/mips64/ |
D | assembler_mips64_test.cc | 1074 __ LoadLiteral(mips64::V0, mips64::kLoadDoubleword, literal); in TEST_F() 1091 __ LoadLiteral(mips64::V0, mips64::kLoadDoubleword, literal); in TEST_F() 1112 __ LoadLiteral(mips64::A1, mips64::kLoadDoubleword, literal1); in TEST_F() 1113 __ LoadLiteral(mips64::A2, mips64::kLoadDoubleword, literal2); in TEST_F() 1114 __ LoadLiteral(mips64::A3, mips64::kLoadDoubleword, literal3); in TEST_F() 1145 __ LoadLiteral(mips64::A1, mips64::kLoadDoubleword, literal1); in TEST_F() 1146 __ LoadLiteral(mips64::A2, mips64::kLoadDoubleword, literal2); in TEST_F() 1170 __ LoadLiteral(mips64::V0, mips64::kLoadDoubleword, literal); in TEST_F() 1707 __ LoadFromOffset(mips64::kLoadDoubleword, mips64::A0, mips64::A0, 0); in TEST_F() 1708 __ LoadFromOffset(mips64::kLoadDoubleword, mips64::A0, mips64::A1, 0); in TEST_F() [all …]
|
D | assembler_mips64.cc | 2264 case kLoadDoubleword: in LoadLiteral() 2729 LoadFromOffset(kLoadDoubleword, dst.AsGpuRegister(), src_register, src_offset); in EmitLoad() 2739 LoadFpuFromOffset(kLoadDoubleword, dst.AsFpuRegister(), src_register, src_offset); in EmitLoad() 2821 LoadFromOffset(kLoadDoubleword, reg, SP, stack_offset); in RemoveFrame() 2825 LoadFromOffset(kLoadDoubleword, RA, SP, stack_offset); in RemoveFrame() 2917 LoadFromOffset(kLoadDoubleword, scratch.AsGpuRegister(), SP, in_off.Int32Value()); in StoreSpanning() 2950 LoadFromOffset(kLoadDoubleword, dest.AsGpuRegister(), in LoadRawPtr() 2957 LoadFromOffset(kLoadDoubleword, dest.AsGpuRegister(), S1, offs.Int32Value()); in LoadRawPtrFromThread() 3003 LoadFromOffset(kLoadDoubleword, scratch.AsGpuRegister(), S1, thr_offs.Int32Value()); in CopyRawPtrFromThread() 3012 LoadFromOffset(kLoadDoubleword, scratch.AsGpuRegister(), in CopyRawPtrToThread() [all …]
|
D | assembler_mips64.h | 281 kLoadDoubleword enumerator 967 AdjustBaseAndOffset(base, offset, /* is_doubleword */ (type == kLoadDoubleword)); 990 case kLoadDoubleword: 1003 if (type != kLoadDoubleword) { 1014 AdjustBaseAndOffset(base, offset, /* is_doubleword */ (type == kLoadDoubleword)); 1022 case kLoadDoubleword:
|
/art/compiler/utils/mips/ |
D | assembler_mips_test.cc | 928 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, -0x8000); in TEST_F() 929 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0); in TEST_F() 930 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0x7FF8); in TEST_F() 931 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0x7FFB); in TEST_F() 932 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0x7FFC); in TEST_F() 933 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0x7FFF); in TEST_F() 934 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, -0xFFF0); in TEST_F() 935 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, -0x8008); in TEST_F() 936 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, -0x8001); in TEST_F() 937 __ LoadFromOffset(mips::kLoadDoubleword, mips::A0, mips::A2, +0x8000); in TEST_F() [all …]
|
D | assembler_mips.h | 48 kLoadDoubleword enumerator 577 AdjustBaseAndOffset(base, offset, /* is_doubleword */ (type == kLoadDoubleword)); 594 case kLoadDoubleword: 610 if (type != kLoadDoubleword) {
|
D | assembler_mips.cc | 3273 LoadFromOffset(kLoadDoubleword, dst.AsRegisterPairLow(), src_register, src_offset); in EmitLoad()
|
/art/compiler/optimizing/ |
D | code_generator_mips64.cc | 1040 LoadOperandType load_type = double_slot ? kLoadDoubleword : kLoadWord; in Exchange() 1141 __ LoadFromOffset(kLoadDoubleword, reg, SP, ofs); in GenerateFrameExit() 1150 __ LoadFpuFromOffset(kLoadDoubleword, reg, SP, ofs); in GenerateFrameExit() 1202 LoadOperandType load_type = source.IsStackSlot() ? kLoadWord : kLoadDoubleword; in MoveLocation() 1324 __ LoadFromOffset(kLoadDoubleword, TMP, SP, source.GetStackIndex()); in MoveLocation() 1369 LoadOperandType load_type = mem_loc.IsStackSlot() ? kLoadWord : kLoadDoubleword; in SwapLocations() 1419 __ LoadFromOffset(kLoadDoubleword, in MarkGCCard() 1643 __ LoadFromOffset(kLoadDoubleword, GpuRegister(reg_id), SP, stack_index); in RestoreCoreRegister() 1653 __ LoadFpuFromOffset(kLoadDoubleword, FpuRegister(reg_id), SP, stack_index); in RestoreFloatingPointRegister() 1684 __ LoadFromOffset(kLoadDoubleword, T9, TR, entry_point_offset); in GenerateInvokeRuntime() [all …]
|
D | code_generator_mips.cc | 1447 __ LoadFromOffset(kLoadDoubleword, r, SP, off); in Move64() 2638 __ LoadFromOffset(kLoadDoubleword, out, obj, offset, null_checker); in VisitArrayGet() 2641 __ LoadFromOffset(kLoadDoubleword, out, TMP, data_offset, null_checker); in VisitArrayGet() 5846 load_type = kLoadDoubleword; in HandleFieldGet() 5853 if (is_volatile && load_type == kLoadDoubleword) { in HandleFieldGet()
|