Searched refs:SMULO (Results 1 – 18 of 18) sorted by relevance
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 232 SMULO, UMULO, enumerator
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 238 SMULO, UMULO, enumerator
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 232 case ISD::SMULO: return "smulo"; in getOperationName()
|
D | LegalizeIntegerTypes.cpp | 136 case ISD::SMULO: in PromoteIntegerResult() 772 if (N->getOpcode() == ISD::SMULO) { in PromoteIntRes_XMULO() 1402 case ISD::SMULO: ExpandIntRes_XMULO(N, Lo, Hi); break; in ExpandIntegerResult()
|
D | LegalizeDAG.cpp | 3376 case ISD::SMULO: { in ExpandNode() 3386 bool isSigned = Node->getOpcode() == ISD::SMULO; in ExpandNode()
|
D | SelectionDAG.cpp | 2128 case ISD::SMULO: in computeKnownBits() 2619 case ISD::SMULO: in ComputeNumSignBits()
|
D | SelectionDAGBuilder.cpp | 5512 case Intrinsic::smul_with_overflow: Op = ISD::SMULO; break; in visitIntrinsicCall()
|
D | DAGCombiner.cpp | 1369 case ISD::SMULO: return visitSMULO(N); in visit()
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 1708 setOperationAction(ISD::SMULO, MVT::i64, Custom); in SparcTargetLowering() 2961 assert((opcode == ISD::UMULO || opcode == ISD::SMULO) && "Invalid Opcode."); in LowerUMULO_SMULO() 2963 bool isSigned = (opcode == ISD::SMULO); in LowerUMULO_SMULO() 3082 case ISD::SMULO: return LowerUMULO_SMULO(Op, DAG, *this); in LowerOperation()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeIntegerTypes.cpp | 118 case ISD::SMULO: in PromoteIntegerResult() 647 if (N->getOpcode() == ISD::SMULO) { in PromoteIntRes_XMULO() 1157 case ISD::SMULO: ExpandIntRes_XMULO(N, Lo, Hi); break; in ExpandIntegerResult()
|
D | LegalizeDAG.cpp | 860 case ISD::SMULO: in LegalizeOp() 3599 case ISD::SMULO: { in ExpandNode() 3609 bool isSigned = Node->getOpcode() == ISD::SMULO; in ExpandNode()
|
D | SelectionDAG.cpp | 1737 case ISD::SMULO: in ComputeMaskedBits() 2172 case ISD::SMULO: in ComputeNumSignBits() 6022 case ISD::SMULO: return "smulo"; in getOperationName()
|
D | SelectionDAGBuilder.cpp | 5093 return implVisitAluOverflow(I, ISD::SMULO); in visitIntrinsicCall()
|
D | DAGCombiner.cpp | 1063 case ISD::SMULO: return visitSMULO(N); in visit()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 247 setOperationAction(ISD::SMULO, MVT::i32, Custom); in AArch64TargetLowering() 248 setOperationAction(ISD::SMULO, MVT::i64, Custom); in AArch64TargetLowering() 1644 case ISD::SMULO: in getAArch64XALUOOp() 1647 bool IsSigned = Op.getOpcode() == ISD::SMULO; in getAArch64XALUOOp() 2346 case ISD::SMULO: in LowerOperation() 3639 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO)) { in LowerBR_CC() 4088 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO)) { in LowerSELECT()
|
/external/llvm/test/CodeGen/X86/ |
D | xaluo.ll | 294 ; SMULO
|
/external/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 883 setOperationAction(ISD::SMULO, VT, Expand); in initActions()
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 1122 setOperationAction(ISD::SMULO, VT, Custom); in X86TargetLowering() 1127 setOperationAction(ISD::SMULO, MVT::i8, Expand); in X86TargetLowering() 10087 case ISD::SMULO: in LowerXALUO() 10445 case ISD::SMULO: in LowerOperation()
|