Home
last modified time | relevance | path

Searched refs:TXD (Results 1 – 10 of 10) sorted by relevance

/external/syslinux/gpxe/src/drivers/net/
D3c90x.h269 struct TXD { struct
295 struct TXD *tx_ring; argument
D3c90x.c257 malloc_dma(TX_RING_SIZE * sizeof(struct TXD), TX_RING_ALIGN); in a3c90x_setup_tx_ring()
264 memset(p->tx_ring, 0, TX_RING_SIZE * sizeof(struct TXD)); in a3c90x_setup_tx_ring()
312 free_dma(p->tx_ring, TX_RING_SIZE * sizeof(struct TXD)); in a3c90x_free_tx_ring()
329 struct TXD *tx_cur_desc; in a3c90x_transmit()
330 struct TXD *tx_prev_desc; in a3c90x_transmit()
/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_opcode_tmp.h92 OP14_TEX(TXD)
/external/mesa3d/src/mesa/program/
Dprogram_lexer.l244 TXD{cc}{sat} { return_opcode(require_NV_fp, TXD_OP, TXD, 3); }
/external/mesa3d/src/gallium/drivers/radeon/
DR600ISelLowering.cpp155 case AMDGPU::TXD: in EmitInstrWithCustomInserter()
DR600Instructions.td1123 def TXD: AMDGPUShaderInst <
1126 "TXD $dst, $src0, $src1, $src2, $src3, $src4",
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp489 NV50_IR_OPCODE_CASE(TXD, TXD); in translateOpcode()
551 NV50_IR_OPCODE_CASE(SAMPLE_D, TXD); in translateOpcode()
/external/llvm/lib/Target/AMDGPU/
DR600Instructions.td1331 def TXD: InstR600 <
1335 "TXD $dst, $src0, $src1, $src2, $resourceId, $samplerId, $textureTarget", [],
DR600ISelLowering.cpp319 case AMDGPU::TXD: { in EmitInstrWithCustomInserter()
/external/mesa3d/src/gallium/docs/source/
Dtgsi.rst600 .. opcode:: TXD - Texture Lookup with Derivatives
2078 by TGSI texture instructions, such as :opcode:`TEX`, :opcode:`TXD`, and