/external/llvm/test/MC/Mips/mips2/ |
D | valid.s | 42 c.sf.s $f14,$f22 47 cvt.d.s $f22,$f28 50 cvt.s.w $f22,$f15 125 sqrt.d $f17,$f22 140 sub.s $f23,$f22,$f22 173 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f14 # encoding: [0x46,0x20,0x75,0x8d]
|
D | invalid-mips5-wrong-error.s | 9 abs.ps $f22,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
|
/external/llvm/test/MC/Mips/mips32/ |
D | valid.s | 47 c.sf.s $f14,$f22 54 cvt.d.s $f22,$f28 57 cvt.s.w $f22,$f15 155 sqrt.d $f17,$f22 170 sub.s $f23,$f22,$f22 203 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f14 # encoding: [0x46,0x20,0x75,0x8d]
|
/external/llvm/test/MC/Mips/mips32r3/ |
D | valid.s | 47 c.sf.s $f14,$f22 54 cvt.d.s $f22,$f28 59 cvt.s.w $f22,$f15 190 sqrt.d $f17,$f22 205 sub.s $f23,$f22,$f22 240 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f14 # encoding: [0x46,0x20,0x75,0x8d]
|
/external/llvm/test/MC/Mips/mips3/ |
D | valid.s | 43 c.sf.s $f14,$f22 51 cvt.d.s $f22,$f28 57 cvt.s.w $f22,$f15 190 sqrt.d $f17,$f22 205 sub.s $f23,$f22,$f22 239 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f15 # encoding: [0x46,0x20,0x7d,0x8d]
|
D | invalid-mips5-wrong-error.s | 9 abs.ps $f22,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
|
/external/llvm/test/MC/Mips/mips32r5/ |
D | valid.s | 47 c.sf.s $f14,$f22 54 cvt.d.s $f22,$f28 59 cvt.s.w $f22,$f15 191 sqrt.d $f17,$f22 206 sub.s $f23,$f22,$f22 241 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f14 # encoding: [0x46,0x20,0x75,0x8d]
|
/external/llvm/test/MC/Mips/mips32r2/ |
D | valid.s | 47 c.sf.s $f14,$f22 54 cvt.d.s $f22,$f28 59 cvt.s.w $f22,$f15 190 sqrt.d $f17,$f22 205 sub.s $f23,$f22,$f22 240 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f14 # encoding: [0x46,0x20,0x75,0x8d]
|
/external/llvm/test/MC/Mips/mips1/ |
D | valid.s | 30 c.sf.s $f14,$f22 33 cvt.d.s $f22,$f28 36 cvt.s.w $f22,$f15 112 sub.s $f23,$f22,$f22
|
D | invalid-mips5-wrong-error.s | 9 abs.ps $f22,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
|
/external/llvm/test/MC/Disassembler/Mips/mips32r5/ |
D | valid-xfail-mips32r5.txt | 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 38 0x46 0xde 0xb0 0x3b # CHECK: c.ngl.ps $f22, $f30 58 0x4c 0x42 0x75 0xa6 # CHECK: madd.ps $f22, $f2, $f14, $f2 59 0x46 0xc0 0x85 0x86 # CHECK: mov.ps $f22, $f16 81 0x46 0x20 0xb5 0x89 # CHECK: trunc.l.d $f22, $f22
|
/external/llvm/test/MC/Disassembler/Mips/mips32r3/ |
D | valid-xfail-mips32r3.txt | 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 38 0x46 0xde 0xb0 0x3b # CHECK: c.ngl.ps $f22, $f30 58 0x4c 0x42 0x75 0xa6 # CHECK: madd.ps $f22, $f2, $f14, $f2 59 0x46 0xc0 0x85 0x86 # CHECK: mov.ps $f22, $f16 81 0x46 0x20 0xb5 0x89 # CHECK: trunc.l.d $f22, $f22
|
/external/llvm/test/MC/Disassembler/Mips/mips32r2/ |
D | valid-xfail-mips32r2.txt | 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 38 0x46 0xde 0xb0 0x3b # CHECK: c.ngl.ps $f22, $f30 58 0x4c 0x42 0x75 0xa6 # CHECK: madd.ps $f22, $f2, $f14, $f2 59 0x46 0xc0 0x85 0x86 # CHECK: mov.ps $f22, $f16 81 0x46 0x20 0xb5 0x89 # CHECK: trunc.l.d $f22, $f22
|
/external/llvm/test/MC/Disassembler/Mips/mips2/ |
D | valid-mips2-el.txt | 35 0x38 0x70 0x16 0x46 # CHECK: c.sf.s $f14, $f22 40 0xa1 0xe5 0x00 0x46 # CHECK: cvt.d.s $f22, $f28 43 0xa0 0x7d 0x80 0x46 # CHECK: cvt.s.w $f22, $f15 114 0x04 0xb4 0x20 0x46 # CHECK: sqrt.d $f16, $f22 129 0xc1 0xb5 0x16 0x46 # CHECK: sub.s $f23, $f22, $f22 159 0x8d 0x75 0x20 0x46 # CHECK: trunc.w.d $f22, $f14
|
D | valid-mips2.txt | 122 0x46 0x00 0xe5 0xa1 # CHECK: cvt.d.s $f22, $f28 127 0x46 0x16 0x70 0x38 # CHECK: c.sf.s $f14, $f22 128 0x46 0x16 0xb5 0xc1 # CHECK: sub.s $f23, $f22, $f22 135 0x46 0x20 0x75 0x8d # CHECK: trunc.w.d $f22, $f14 137 0x46 0x20 0xb4 0x04 # CHECK: sqrt.d $f16, $f22 148 0x46 0x80 0x7d 0xa0 # CHECK: cvt.s.w $f22, $f15
|
/external/llvm/test/MC/Mips/mips64/ |
D | valid.s | 47 c.sf.s $f14,$f22 57 cvt.d.s $f22,$f28 63 cvt.s.w $f22,$f15 158 madd.d $f18, $f22, $f26, $f20 # encoding: [0x4e,0xd4,0xd4,0xa1] 237 sqrt.d $f17,$f22 252 sub.s $f23,$f22,$f22 289 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f15 # encoding: [0x46,0x20,0x7d,0x8d]
|
/external/llvm/test/MC/Mips/mips4/ |
D | valid.s | 47 c.sf.s $f14,$f22 55 cvt.d.s $f22,$f28 61 cvt.s.w $f22,$f15 146 madd.d $f18, $f22, $f26, $f20 # encoding: [0x4e,0xd4,0xd4,0xa1] 218 sqrt.d $f17,$f22 233 sub.s $f23,$f22,$f22 268 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f15 # encoding: [0x46,0x20,0x7d,0x8d]
|
D | invalid-mips5-wrong-error.s | 9 abs.ps $f22,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
|
/external/llvm/test/MC/Mips/mips5/ |
D | valid.s | 47 c.sf.s $f14,$f22 55 cvt.d.s $f22,$f28 61 cvt.s.w $f22,$f15 147 madd.d $f18, $f22, $f26, $f20 # encoding: [0x4e,0xd4,0xd4,0xa1] 219 sqrt.d $f17,$f22 234 sub.s $f23,$f22,$f22 270 … trunc.w.d $f22,$f15 # CHECK: trunc.w.d $f22, $f15 # encoding: [0x46,0x20,0x7d,0x8d]
|
/external/valgrind/none/tests/mips32/ |
D | MoveIns.c | 305 TESTINSNMOVE("mfc1 $v1, $f22", 20, f22, v1); in main() 334 TESTINSNMOVEt("mtc1 $v1, $f22", 22, f22, v1); in main() 363 TESTINSNMOVE1s("mov.s $f21, $f22", 20, f21, f22); in main() 364 TESTINSNMOVE1s("mov.s $f22, $f23", 24, f22, f23); in main() 391 TESTINSNMOVE1d("mov.d $f20, $f22", 24, f20, f22); in main() 392 TESTINSNMOVE1d("mov.d $f20, $f22", 32, f20, f22); in main() 393 TESTINSNMOVE1d("mov.d $f22, $f24", 40, f22, f24); in main() 394 TESTINSNMOVE1d("mov.d $f22, $f24", 48, f22, f24); in main()
|
/external/llvm/test/MC/PowerPC/ |
D | ppc64-regs.s | 61 #CHECK: .cfi_offset f22, 476 62 #CHECK: .cfi_offset f22, 484 178 .cfi_offset f22,476 179 .cfi_offset f22,484
|
/external/llvm/test/CodeGen/PowerPC/ |
D | vsx-spill.ll | 10 …1},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f2… 31 …1},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f2… 51 …1},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f2…
|
/external/linux-kselftest/tools/testing/selftests/powerpc/math/ |
D | fpu_asm.S | 21 stfd f22,pos+64(sp); \ 41 lfd f22,pos+64(sp); \
|
/external/llvm/test/MC/Disassembler/Mips/mips1/ |
D | valid-mips1-el.txt | 30 0x38 0x70 0x16 0x46 # CHECK: c.sf.s $f14, $f22 33 0xa1 0xe5 0x00 0x46 # CHECK: cvt.d.s $f22, $f28 36 0xa0 0x7d 0x80 0x46 # CHECK: cvt.s.w $f22, $f15 107 0xc1 0xb5 0x16 0x46 # CHECK: sub.s $f23, $f22, $f22
|
D | valid-mips1.txt | 79 0x46 0x00 0xe5 0xa1 # CHECK: cvt.d.s $f22, $f28 82 0x46 0x16 0x70 0x38 # CHECK: c.sf.s $f14, $f22 83 0x46 0x16 0xb5 0xc1 # CHECK: sub.s $f23, $f22, $f22 98 0x46 0x80 0x7d 0xa0 # CHECK: cvt.s.w $f22, $f15
|