Home
last modified time | relevance | path

Searched refs:kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-t32-uqsub8.h292 const Inputs kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0[] = { variable
8896 ARRAY_SIZE(kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0),
8897 kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0,
Dsimulator-cond-rd-rn-rm-a32-uqsub8.h292 const Inputs kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0[] = { variable
8896 ARRAY_SIZE(kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0),
8897 kOutputs_Uqsub8_RdIsRnIsRm_al_r0_r0_r0,