Home
last modified time | relevance | path

Searched refs:ldc2 (Results 1 – 25 of 66) sorted by relevance

123

/external/llvm/test/MC/Mips/mips32r6/
Dinvalid-mips5-wrong-error.s12 …ldc2 $1, -2049($12) # CHECK: :[[@LINE]]:9: error: instruction requires a CPU feature not…
13 …ldc2 $1, 2048($12) # CHECK: :[[@LINE]]:9: error: instruction requires a CPU feature not…
14 …ldc2 $1, 1023($32) # CHECK: :[[@LINE]]:18: error: expected memory with 16-bit signed of…
/external/llvm/test/MC/Mips/mips1/
Dinvalid-mips2-wrong-error.s9 …ldc2 $8,-21181($at) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit signe…
10 …ldc2 $8,-1024($at) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit signe…
Dinvalid-mips3-wrong-error.s9 …ldc2 $8,-21181($at) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit sig…
10 …ldc2 $20,-1024($s2) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit sig…
Dinvalid-mips4-wrong-error.s11 …ldc2 $8,-21181($at) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit sig…
12 …ldc2 $20,-1024($s2) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: expected memory with 16-bit sig…
/external/llvm/test/MC/Mips/micromips32r6/
Dinvalid-wrong-error.s31 …ldc2 $1, -2049($12) # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
32 …ldc2 $1, 2048($12) # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
33 ldc2 $1, 1023($32) # CHECK: :[[@LINE]]:12: error: expected memory with 16-bit signed offset
/external/llvm/test/MC/Mips/micromips64r6/
Dinvalid-wrong-error.s41 …ldc2 $1, -2049($12) # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
42 …ldc2 $1, 2048($12) # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not curr…
43 ldc2 $1, 1023($32) # CHECK: :[[@LINE]]:12: error: expected memory with 16-bit signed offset
/external/llvm/test/CodeGen/ARM/
Dintrinsics-coprocessor.ll26 ; CHECK: ldc2 p7, c3, [r{{[0-9]+}}]
27 tail call void @llvm.arm.ldc2(i32 7, i32 3, i8* %i) nounwind
49 declare void @llvm.arm.ldc2(i32, i32, i8*) nounwind
/external/llvm/test/MC/Disassembler/ARM/
Dinvalid-thumbv8.txt154 # CHECK-V7: ldc2
159 # CHECK-V7: ldc2
164 # CHECK-V7: ldc2
Dinvalid-armv8.txt154 # CHECK-V7: ldc2
159 # CHECK-V7: ldc2
164 # CHECK-V7: ldc2
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Ddiagnostics.s309 ldc2 p2, c8, [r1], { 256 }
310 ldc2 p2, c8, [r1], { -1 }
313 @ CHECK-ERRORS: ldc2 p2, c8, [r1], { 256 }
316 @ CHECK-ERRORS: ldc2 p2, c8, [r1], { -1 }
Dbasic-arm-instructions.s648 ldc2 p0, c8, [r1, #4]
649 ldc2 p1, c7, [r2]
650 ldc2 p2, c6, [r3, #-224]
651 ldc2 p3, c5, [r4, #-120]!
652 ldc2 p4, c4, [r5], #16
653 ldc2 p5, c3, [r6], #-72
687 ldc2 p2, c8, [r1], { 25 }
689 @ CHECK: ldc2 p0, c8, [r1, #4] @ encoding: [0x01,0x80,0x91,0xfd]
690 @ CHECK: ldc2 p1, c7, [r2] @ encoding: [0x00,0x71,0x92,0xfd]
691 @ CHECK: ldc2 p2, c6, [r3, #-224] @ encoding: [0x38,0x62,0x13,0xfd]
[all …]
Dbasic-thumb2-instructions.s500 ldc2 p0, c8, [r1, #4]
501 ldc2 p1, c7, [r2]
502 ldc2 p2, c6, [r3, #-224]
503 ldc2 p3, c5, [r4, #-120]!
504 ldc2 p4, c4, [r5], #16
505 ldc2 p5, c3, [r6], #-72
526 ldc2 p2, c8, [r1], { 25 }
528 @ CHECK: ldc2 p0, c8, [r1, #4] @ encoding: [0x91,0xfd,0x01,0x80]
529 @ CHECK: ldc2 p1, c7, [r2] @ encoding: [0x92,0xfd,0x00,0x71]
530 @ CHECK: ldc2 p2, c6, [r3, #-224] @ encoding: [0x13,0xfd,0x38,0x62]
[all …]
/external/clang/test/CodeGen/
Dbuiltins-arm.c103 void ldc2(const void *i) { in ldc2() function
/external/llvm/test/MC/Mips/mips2/
Dvalid.s69 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/
Dmips-fpu-instructions.s177 # CHECK: ldc2 $11, 12($ra) # encoding: [0x0c,0x00,0xeb,0xdb]
212 ldc2 $11, 12($ra)
/external/llvm/test/MC/Mips/mips32/
Dvalid.s78 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/ARM/
Ddiagnostics.s396 ldc2 p2, c8, [r1], { 256 }
397 ldc2 p2, c8, [r1], { -1 }
400 @ CHECK-ERRORS-V7: ldc2 p2, c8, [r1], { 256 }
404 @ CHECK-ERRORS-V7: ldc2 p2, c8, [r1], { -1 }
Dbasic-arm-instructions.s1072 ldc2 p0, c8, [r1, #4]
1073 ldc2 p1, c7, [r2]
1074 ldc2 p2, c6, [r3, #-224]
1075 ldc2 p3, c5, [r4, #-120]!
1076 ldc2 p4, c4, [r5], #16
1077 ldc2 p5, c3, [r6], #-72
1111 ldc2 p2, c8, [r1], { 25 }
1113 @ CHECK: ldc2 p0, c8, [r1, #4] @ encoding: [0x01,0x80,0x91,0xfd]
1114 @ CHECK: ldc2 p1, c7, [r2] @ encoding: [0x00,0x71,0x92,0xfd]
1115 @ CHECK: ldc2 p2, c6, [r3, #-224] @ encoding: [0x38,0x62,0x13,0xfd]
[all …]
/external/llvm/test/MC/Mips/mips32r3/
Dvalid.s87 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips3/
Dvalid.s125 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips32r5/
Dvalid.s88 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips32r2/
Dvalid.s87 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips64/
Dvalid.s136 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips4/
Dvalid.s129 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]
/external/llvm/test/MC/Mips/mips5/
Dvalid.s129 … ldc2 $8,-21181($at) # CHECK: ldc2 $8, -21181($1) # encoding: [0xd8,0x28,0xad,0x43]

123