| /external/mesa3d/src/gallium/drivers/ilo/core/ |
| D | ilo_state_sampler.c | 285 const int fbits = (ilo_dev_gen(dev) >= ILO_GEN(7)) ? 8 : 6; in get_gen6_lod_bias() local
310 const int fbits = (ilo_dev_gen(dev) >= ILO_GEN(7)) ? 8 : 6; in get_gen6_lod_clamp() local
|
| /external/v8/src/arm64/ |
| D | simulator-arm64.cc | 2344 int fbits = 64 - instr->FPScale(); in VisitFPFixedPointConvert() local
2716 double Simulator::FixedToDouble(int64_t src, int fbits, FPRounding round) { in FixedToDouble()
2726 double Simulator::UFixedToDouble(uint64_t src, int fbits, FPRounding round) { in UFixedToDouble()
2742 float Simulator::FixedToFloat(int64_t src, int fbits, FPRounding round) { in FixedToFloat()
2752 float Simulator::UFixedToFloat(uint64_t src, int fbits, FPRounding round) { in UFixedToFloat()
|
| D | macro-assembler-arm64-inl.h | 1083 unsigned fbits) { in Scvtf()
1187 unsigned fbits) { in Ucvtf()
|
| D | assembler-arm64.cc | 2101 unsigned fbits) { in scvtf()
2113 unsigned fbits) { in ucvtf()
|
| /external/vixl/src/aarch64/ |
| D | logic-aarch64.cc | 86 double Simulator::FixedToDouble(int64_t src, int fbits, FPRounding round) { in FixedToDouble()
97 double Simulator::UFixedToDouble(uint64_t src, int fbits, FPRounding round) { in UFixedToDouble()
113 float Simulator::FixedToFloat(int64_t src, int fbits, FPRounding round) { in FixedToFloat()
124 float Simulator::UFixedToFloat(uint64_t src, int fbits, FPRounding round) { in UFixedToFloat()
4465 int fbits) { in fcvts()
4487 int fbits) { in fcvtu()
4924 int fbits, in scvtf()
4943 int fbits, in ucvtf()
|
| D | assembler-aarch64.cc | 2381 void Assembler::fcvtzs(const VRegister& vd, const VRegister& vn, int fbits) { in fcvtzs()
2392 void Assembler::fcvtzu(const Register& rd, const VRegister& vn, int fbits) { in fcvtzu()
2404 void Assembler::fcvtzu(const VRegister& vd, const VRegister& vn, int fbits) { in fcvtzu()
2414 void Assembler::ucvtf(const VRegister& vd, const VRegister& vn, int fbits) { in ucvtf()
2424 void Assembler::scvtf(const VRegister& vd, const VRegister& vn, int fbits) { in scvtf()
2435 void Assembler::scvtf(const VRegister& vd, const Register& rn, int fbits) { in scvtf()
2447 void Assembler::ucvtf(const VRegister& vd, const Register& rn, int fbits) { in ucvtf()
|
| D | simulator-aarch64.cc | 2435 int fbits = 64 - instr->GetFPScale(); in VisitFPFixedPointConvert() local
|
| /external/python/cpython3/Objects/ |
| D | floatobject.c | 2112 unsigned int fbits; in _PyFloat_Pack4() local
|
| /external/python/cpython2/Objects/ |
| D | floatobject.c | 2319 unsigned int fbits; in _PyFloat_Pack4() local
|
| /external/vixl/test/aarch64/ |
| D | test-simulator-aarch64.cc | 899 for (unsigned fbits = 0; fbits <= d_size; ++fbits) { in TestFPToFixed_Helper() local
1186 for (unsigned fbits = 0; fbits <= d_bits; ++fbits, d++) { in TestFPToFixedS() local
1261 for (unsigned fbits = 0; fbits <= d_bits; ++fbits, d++) { in TestFPToFixedU() local
|
| D | test-assembler-aarch64.cc | 12991 for (int fbits = 1; fbits <= 32; fbits++) { in TestUScvtfHelper() local
13004 for (int fbits = 33; fbits <= 64; fbits++) { in TestUScvtfHelper() local
13018 for (int fbits = 0; fbits <= 32; fbits++) { in TestUScvtfHelper() local
13026 for (int fbits = 33; fbits <= 64; fbits++) { in TestUScvtfHelper() local
13145 for (int fbits = 1; fbits <= 32; fbits++) { in TestUScvtf32Helper() local
13158 for (int fbits = 33; fbits <= 64; fbits++) { in TestUScvtf32Helper() local
13172 for (int fbits = 0; fbits <= 32; fbits++) { in TestUScvtf32Helper() local
13180 for (int fbits = 33; fbits <= 64; fbits++) { in TestUScvtf32Helper() local
|
| /external/valgrind/VEX/priv/ |
| D | guest_arm64_toIR.c | 9717 UInt fbits = 0; in dis_AdvSIMD_scalar_shift_by_imm() local
9755 UInt fbits = 0; in dis_AdvSIMD_scalar_shift_by_imm() local
11072 UInt fbits = 0; in dis_AdvSIMD_shift_by_immediate() local
11118 UInt fbits = 0; in dis_AdvSIMD_shift_by_immediate() local
14015 Int fbits = 64 - sc; in dis_AdvSIMD_fp_to_from_fixedp_conv() local
14066 Int fbits = 64 - sc; in dis_AdvSIMD_fp_to_from_fixedp_conv() local
|
| /external/vixl/src/aarch32/ |
| D | disasm-aarch32.cc | 4417 int32_t fbits) { in vcvt()
4428 int32_t fbits) { in vcvt()
4439 int32_t fbits) { in vcvt()
24183 uint32_t fbits = in DecodeT32() local
24271 uint32_t fbits = in DecodeT32() local
24584 uint32_t fbits = in DecodeT32() local
24672 uint32_t fbits = in DecodeT32() local
36555 uint32_t fbits = in DecodeT32() local
38721 uint32_t fbits = in DecodeT32() local
48199 uint32_t fbits = 64 - ((instr >> 16) & 0x3f); in DecodeA32() local
[all …]
|
| D | macro-assembler-aarch32.h | 6308 int32_t fbits) { in Vcvt()
6318 DataType dt1, DataType dt2, DRegister rd, DRegister rm, int32_t fbits) { in Vcvt()
6327 int32_t fbits) { in Vcvt()
6337 DataType dt1, DataType dt2, QRegister rd, QRegister rm, int32_t fbits) { in Vcvt()
6346 int32_t fbits) { in Vcvt()
6356 DataType dt1, DataType dt2, SRegister rd, SRegister rm, int32_t fbits) { in Vcvt()
|
| D | assembler-aarch32.h | 4204 DataType dt1, DataType dt2, DRegister rd, DRegister rm, int32_t fbits) { in vcvt()
4215 DataType dt1, DataType dt2, QRegister rd, QRegister rm, int32_t fbits) { in vcvt()
4226 DataType dt1, DataType dt2, SRegister rd, SRegister rm, int32_t fbits) { in vcvt()
|
| D | assembler-aarch32.cc | 16264 int32_t fbits) { in vcvt()
16368 int32_t fbits) { in vcvt()
16404 int32_t fbits) { in vcvt()
|