Searched refs:rlo (Results 1 – 7 of 7) sorted by relevance
/art/runtime/interpreter/mterp/mips/ |
D | header.S | 367 #define SET_VREG64(rlo, rhi, rix) \ argument 369 sw rlo, 0(t8); \ 375 #define SET_VREG64(rlo, rhi, rix) \ argument 379 sw rlo, 0(t8); \ 405 #define SET_VREG64_F(rlo, rhi, rix) \ argument 408 mfhc1 AT, rlo; \ 409 s.s rlo, 0(t8); \ 416 #define SET_VREG64_F(rlo, rhi, rix) \ argument 423 mfhc1 AT, rlo; \ 426 s.s rlo, 0(t8) [all …]
|
D | op_shr_long_2addr.S | 17 srl v0, a0, a2 # rlo<- alo >> (shift&31) 21 or v0, a1 # rlo<- rlo | ahi 27 SET_VREG64_GOTO(v1, a3, t2, t0) # vA/vA+1 <- rlo/rhi
|
D | op_ushr_long_2addr.S | 18 srl v0, a0, a2 # rlo<- alo >> (shift&31) 22 or v0, a1 # rlo<- rlo | ahi 27 SET_VREG64_GOTO(v1, zero, t3, t0) # vA/vA+1 <- rlo/rhi
|
D | op_ushr_long.S | 22 srl v0, a0, a2 # rlo<- alo >> (shift&31) 26 or v0, a1 # rlo<- rlo | ahi 31 SET_VREG64_GOTO(v1, zero, rOBJ, t0) # vAA/vAA+1 <- rlo/rhi
|
D | op_shr_long.S | 21 srl v0, a0, a2 # rlo<- alo >> (shift&31) 25 or v0, a1 # rlo<- rlo | ahi 31 SET_VREG64_GOTO(v1, a3, t3, t0) # vAA/VAA+1 <- rlo/rhi
|
D | op_shl_long_2addr.S | 16 sll v0, a0, a2 # rlo<- alo << (shift&31) 27 SET_VREG64_GOTO(zero, v0, rOBJ, t0) # vA/vA+1 <- rlo/rhi
|
D | op_shl_long.S | 20 sll v0, a0, a2 # rlo<- alo << (shift&31) 31 SET_VREG64_GOTO(zero, v0, t2, t0) # vAA/vAA+1 <- rlo/rhi
|