Home
last modified time | relevance | path

Searched refs:FPRegs (Results 1 – 12 of 12) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcInstrInfo.td263 : Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
265 [(set FPRegs:$dst, (SPselecticc FPRegs:$T, FPRegs:$F,
284 : Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
286 [(set FPRegs:$dst, (SPselectfcc FPRegs:$T, FPRegs:$F,
352 (outs FPRegs:$dst), (ins MEMrr:$addr),
354 [(set FPRegs:$dst, (load ADDRrr:$addr))]>;
356 (outs FPRegs:$dst), (ins MEMri:$addr),
358 [(set FPRegs:$dst, (load ADDRri:$addr))]>;
396 (outs), (ins MEMrr:$addr, FPRegs:$src),
398 [(store FPRegs:$src, ADDRrr:$addr)]>;
[all …]
DSparcRegisterInfo.td157 def FPRegs : RegisterClass<"SP", [f32], 32, (sequence "F%u", 0, 31)>;
/external/llvm/lib/Target/Sparc/
DSparcInstrVIS.td87 def FZEROS : VISInstD<0b001100001, "fzeros", FPRegs>;
89 def FONES : VISInstD<0b001111111, "fones", FPRegs>;
91 def FSRC1S : VISInst1<0b001110101, "fsrc1s", FPRegs>;
93 def FSRC2S : VISInst2<0b001111001, "fsrc2s", FPRegs>;
95 def FNOT1S : VISInst1<0b001101011, "fnot1s", FPRegs>;
97 def FNOT2S : VISInst2<0b001100111, "fnot2s", FPRegs>;
99 def FORS : VISInst<0b001111101, "fors", FPRegs>;
101 def FNORS : VISInst<0b001100011, "fnors", FPRegs>;
103 def FANDS : VISInst<0b001110001, "fands", FPRegs>;
105 def FNANDS : VISInst<0b001101111, "fnands", FPRegs>;
[all …]
DSparcInstrInfo.td436 : Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
459 : Pseudo<(outs FPRegs:$dst), (ins FPRegs:$T, FPRegs:$F, i32imm:$Cond),
507 defm LDF : Load<"ld", 0b100000, load, FPRegs, f32, IIC_iu_or_fpu_instr>;
508 def LDFArr : LoadASI<"ld", 0b110000, load, FPRegs, f32, IIC_iu_or_fpu_instr>,
562 defm STF : Store<"st", 0b100100, store, FPRegs, f32>;
563 def STFArr : StoreASI<"st", 0b110100, store, FPRegs, f32>,
1098 (outs FPRegs:$rd), (ins FPRegs:$rs2),
1100 [(set FPRegs:$rd, (SPitof FPRegs:$rs2))],
1103 (outs DFPRegs:$rd), (ins FPRegs:$rs2),
1105 [(set DFPRegs:$rd, (SPitof FPRegs:$rs2))],
[all …]
DSparcInstr64Bit.td330 def FMOVS_XCC : F4_3<0b110101, 0b000001, (outs FPRegs:$rd),
331 (ins FPRegs:$rs2, FPRegs:$f, CCOp:$cond),
404 (outs FPRegs:$rd), (ins I64Regs:$rs1, FPRegs:$rs2),
408 (outs FPRegs:$rd), (ins I64Regs:$rs1, FPRegs:$rs2),
412 (outs FPRegs:$rd), (ins I64Regs:$rs1, FPRegs:$rs2),
433 (outs FPRegs:$rd), (ins DFPRegs:$rs2),
435 [(set FPRegs:$rd, (SPxtof DFPRegs:$rs2))]>;
447 (outs DFPRegs:$rd), (ins FPRegs:$rs2),
449 [(set DFPRegs:$rd, (SPftox FPRegs:$rs2))]>;
DSparcInstrAliases.td33 (fmovs FPRegs:$rd, FPRegs:$rs2, condVal)>;
56 (fmovs FPRegs:$rd, FCCRegs:$cc, FPRegs:$rs2, condVal)>;
490 def : InstAlias<"fcmps $rs1, $rs2", (V9FCMPS FCC0, FPRegs:$rs1, FPRegs:$rs2)>;
495 def : InstAlias<"fcmpes $rs1, $rs2", (V9FCMPES FCC0, FPRegs:$rs1, FPRegs:$rs2)>;
DSparcRegisterInfo.td349 def FPRegs : RegisterClass<"SP", [f32], 32, (sequence "F%u", 0, 31)>;
/external/capstone/arch/Sparc/
DSparcGenAsmWriter.inc2922 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 8)
2933 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 0)
2944 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 9)
2955 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 1)
2966 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 10)
2977 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 2)
2988 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 11)
2999 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 3)
3010 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 12)
3021 // (FMOVS_ICC FPRegs:$rd, FPRegs:$rs2, 4)
[all …]
DSparcGenRegisterInfo.inc381 // FPRegs Register Class...
382 static MCPhysReg FPRegs[] = {
386 // FPRegs Bit set.
453 { "FPRegs", FPRegs, FPRegsBits, 32, sizeof(FPRegsBits), SP_FPRegsRegClassID, 4, 4, 1, 1 },
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCFrameLowering.cpp812 SmallVector<CalleeSavedInfo, 18> FPRegs; in processFunctionBeforeFrameFinalized() local
836 FPRegs.push_back(CSI[i]); in processFunctionBeforeFrameFinalized()
873 for (unsigned i = 0, e = FPRegs.size(); i != e; ++i) { in processFunctionBeforeFrameFinalized()
874 int FI = FPRegs[i].getFrameIdx(); in processFunctionBeforeFrameFinalized()
/external/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp1484 SmallVector<CalleeSavedInfo, 18> FPRegs; in processFunctionBeforeFrameFinalized() local
1508 FPRegs.push_back(CSI[i]); in processFunctionBeforeFrameFinalized()
1546 for (unsigned i = 0, e = FPRegs.size(); i != e; ++i) { in processFunctionBeforeFrameFinalized()
1547 int FI = FPRegs[i].getFrameIdx(); in processFunctionBeforeFrameFinalized()
/external/llvm/docs/
DWritingAnLLVMBackend.rst529 ``FPRegs``, ``DFPRegs``, and ``IntRegs``. For all three register classes, the
530 first argument defines the namespace with the string "``SP``". ``FPRegs``
538 def FPRegs : RegisterClass<"SP", [f32], 32, (sequence "F%u", 0, 31)>;