Searched refs:FirstOp (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ConditionalCompares.cpp | 610 unsigned FirstOp = 1; // First CmpMI operand to copy. in convert() local
623 case AArch64::FCMPSrr: Opc = AArch64::FCCMPSrr; FirstOp = 0; break; in convert()
624 case AArch64::FCMPDrr: Opc = AArch64::FCCMPDrr; FirstOp = 0; break; in convert()
625 case AArch64::FCMPESrr: Opc = AArch64::FCCMPESrr; FirstOp = 0; break; in convert()
626 case AArch64::FCMPEDrr: Opc = AArch64::FCCMPEDrr; FirstOp = 0; break; in convert()
630 FirstOp = 0; in convert()
636 FirstOp = 0; in convert()
648 MRI->constrainRegClass(CmpMI->getOperand(FirstOp).getReg(), in convert()
650 if (CmpMI->getOperand(FirstOp + 1).isReg()) in convert()
651 MRI->constrainRegClass(CmpMI->getOperand(FirstOp + 1).getReg(), in convert()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Transforms/InstCombine/ |
| D | InstCombinePHI.cpp | 206 Value *FirstOp = FirstInst->getOperand(i); in FoldPHIArgGEPIntoPHI() local
207 PHINode *NewPN = PHINode::Create(FirstOp->getType(), e, in FoldPHIArgGEPIntoPHI()
208 FirstOp->getName()+".pn"); in FoldPHIArgGEPIntoPHI()
211 NewPN->addIncoming(FirstOp, PN.getIncomingBlock(0)); in FoldPHIArgGEPIntoPHI()
|
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombinePHI.cpp | 197 Value *FirstOp = FirstInst->getOperand(i); in FoldPHIArgGEPIntoPHI() local
198 PHINode *NewPN = PHINode::Create(FirstOp->getType(), e, in FoldPHIArgGEPIntoPHI()
199 FirstOp->getName()+".pn"); in FoldPHIArgGEPIntoPHI()
202 NewPN->addIncoming(FirstOp, PN.getIncomingBlock(0)); in FoldPHIArgGEPIntoPHI()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | MachineInstr.cpp | 1391 bool FirstOp = true; in print() local
1408 FirstOp = false; in print()
1443 if (FirstOp) FirstOp = false; else OS << ","; in print()
1497 if (!FirstOp) OS << ","; in print()
|
| /external/llvm/lib/CodeGen/ |
| D | MachineInstr.cpp | 1735 bool FirstOp = true; in print() local
1762 FirstOp = false; in print()
1796 if (FirstOp) FirstOp = false; else OS << ","; in print()
1850 if (!FirstOp) OS << ","; in print()
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 1600 MachineInstr *FirstOp = 0; in RescheduleOps() local
1611 FirstOp = Op; in RescheduleOps()
1649 DoMove = IsSafeAndProfitableToMove(isLd, Base, FirstOp, LastOp, in RescheduleOps()
1656 MachineBasicBlock::iterator InsertPos = isLd ? FirstOp : LastOp; in RescheduleOps()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 4270 unsigned FirstOp; in PeepholePPC64() local
4288 FirstOp = 0; in PeepholePPC64()
4300 FirstOp = 1; in PeepholePPC64()
4308 if (!isa<ConstantSDNode>(N->getOperand(FirstOp))) in PeepholePPC64()
4311 SDValue Base = N->getOperand(FirstOp + 1); in PeepholePPC64()
4372 int Offset = N->getConstantOperandVal(FirstOp); in PeepholePPC64()
4410 if (FirstOp == 1) // Store in PeepholePPC64()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 2151 MachineInstr *FirstOp = nullptr; in RescheduleOps() local
2162 FirstOp = Op; in RescheduleOps()
2201 DoMove = IsSafeAndProfitableToMove(isLd, Base, FirstOp, LastOp, in RescheduleOps()
2208 MachineBasicBlock::iterator InsertPos = isLd ? FirstOp : LastOp; in RescheduleOps()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZInstrInfo.cpp | 633 MachineOperand FirstOp = MI.getOperand(0); in PredicateInstruction() local
640 .addOperand(FirstOp) in PredicateInstruction()
|
| /external/swiftshader/third_party/LLVM/lib/Target/CBackend/ |
| D | CBackend.cpp | 3378 Value *FirstOp = I.getOperand(); in printGEPExpression() local
3379 if (!isa<Constant>(FirstOp) || !cast<Constant>(FirstOp)->isNullValue()) { in printGEPExpression()
|