Home
last modified time | relevance | path

Searched refs:Lo0 (Results 1 – 8 of 8) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeVectorTypes.cpp1174 SDValue Lo0, Hi0, Lo1, Hi1, LoRes, HiRes; in SplitVecOp_VSETCC() local
1176 GetSplitVector(N->getOperand(0), Lo0, Hi0); in SplitVecOp_VSETCC()
1178 unsigned PartElements = Lo0.getValueType().getVectorNumElements(); in SplitVecOp_VSETCC()
1182 LoRes = DAG.getNode(ISD::SETCC, DL, PartResVT, Lo0, Lo1, N->getOperand(2)); in SplitVecOp_VSETCC()
/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelDAGToDAG.cpp588 SDNode *Lo0 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG, in SelectADD_SUB_I64() local
599 SDValue AddLoArgs[] = { SDValue(Lo0, 0), SDValue(Lo1, 0) }; in SelectADD_SUB_I64()
DSIISelLowering.cpp2100 SDValue Lo0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::i32, LHS, Zero); in LowerSELECT() local
2103 SDValue Lo = DAG.getSelect(DL, MVT::i32, Cond, Lo0, Lo1); in LowerSELECT()
DAMDGPUISelLowering.cpp1884 SDValue Lo0 = DAG.getSetCC(SL, SetCCVT, Lo, Zero, ISD::SETEQ); in LowerCTLZ() local
1885 SDValue SrcIsZero = DAG.getNode(ISD::AND, SL, SetCCVT, Lo0, Hi0); in LowerCTLZ()
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeVectorTypes.cpp1995 SDValue Lo0, Hi0, Lo1, Hi1, LoRes, HiRes; in SplitVecOp_VSETCC() local
1997 GetSplitVector(N->getOperand(0), Lo0, Hi0); in SplitVecOp_VSETCC()
1999 unsigned PartElements = Lo0.getValueType().getVectorNumElements(); in SplitVecOp_VSETCC()
2003 LoRes = DAG.getNode(ISD::SETCC, DL, PartResVT, Lo0, Lo1, N->getOperand(2)); in SplitVecOp_VSETCC()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp4503 ConstantSDNode *Lo0 = dyn_cast<ConstantSDNode>(BVN->getOperand(LoElt)); in isExtendedBUILD_VECTOR() local
4507 if (!Lo0 || !Hi0 || !Lo1 || !Hi1) in isExtendedBUILD_VECTOR()
4510 if (Hi0->getSExtValue() == Lo0->getSExtValue() >> 32 && in isExtendedBUILD_VECTOR()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp6447 ConstantSDNode *Lo0 = dyn_cast<ConstantSDNode>(BVN->getOperand(LoElt)); in isExtendedBUILD_VECTOR() local
6451 if (!Lo0 || !Hi0 || !Lo1 || !Hi1) in isExtendedBUILD_VECTOR()
6454 if (Hi0->getSExtValue() == Lo0->getSExtValue() >> 32 && in isExtendedBUILD_VECTOR()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp19623 SDValue Lo0 = extract128BitVector(Op0, 0, DAG, dl); in LowerMUL_LOHI() local
19627 SDValue Lo = DAG.getNode(Opcode, dl, DAG.getVTList(HalfVT, HalfVT), Lo0, Lo1); in LowerMUL_LOHI()