Home
last modified time | relevance | path

Searched refs:Q18 (Results 1 – 7 of 7) sorted by relevance

/external/libxaac/decoder/
Dixheaacd_constants.h41 #define Q18 262144 macro
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp138 case AArch64::Q18: in isOdd()
DAArch64RegisterInfo.td373 def Q18 : AArch64Reg<18, "q18", [D18], ["v18", ""]>, DwarfRegAlias<B18>;
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1245 case AArch64::Q17: Reg = AArch64::Q18; break; in getNextVectorRegister()
1246 case AArch64::Q18: Reg = AArch64::Q19; break; in getNextVectorRegister()
/external/valgrind/memcheck/
Dmc_machine.c1017 if (o >= GOF(Q18) && o+sz <= GOF(Q18)+SZB(Q18)) return GOF(Q18); in get_otrack_shadow_offset_wrk()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp259 AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,
439 AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1875 .Case("v18", AArch64::Q18) in matchVectorRegName()