Home
last modified time | relevance | path

Searched refs:QPU_SIG_SMALL_IMM (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/drivers/vc4/kernel/
Dvc4_validate_shaders.c122 else if (add_a == QPU_MUX_B && sig != QPU_SIG_SMALL_IMM) in raddr_add_a_to_live_reg_index()
198 if (sig == QPU_SIG_SMALL_IMM) { in check_tmu_write()
243 if (raddr_a == QPU_R_UNIF || (sig != QPU_SIG_SMALL_IMM && in check_tmu_write()
518 if (sig != QPU_SIG_SMALL_IMM || raddr_b != 0 || in track_live_clamps()
533 sig != QPU_SIG_SMALL_IMM)) { in track_live_clamps()
599 (raddr_b == QPU_R_UNIF && sig != QPU_SIG_SMALL_IMM)) { in check_instruction_reads()
614 (raddr_b >= 16 && raddr_b < 32 && sig != QPU_SIG_SMALL_IMM)) { in check_instruction_reads()
824 case QPU_SIG_SMALL_IMM: in vc4_validate_shader()
/external/mesa3d/src/gallium/drivers/vc4/
Dvc4_qpu.c44 QPU_GET_FIELD(inst, QPU_SIG) != QPU_SIG_SMALL_IMM); in set_src_raddr()
49 if (QPU_GET_FIELD(inst, QPU_SIG) == QPU_SIG_SMALL_IMM) { in set_src_raddr()
52 inst = qpu_set_sig(inst, QPU_SIG_SMALL_IMM); in set_src_raddr()
243 inst = QPU_UPDATE_FIELD(inst, QPU_SIG_SMALL_IMM, QPU_SIG); in qpu_m_rot()
303 QPU_GET_FIELD(inst, QPU_SIG) != QPU_SIG_SMALL_IMM) in qpu_num_sf_accesses()
490 a_sig == QPU_SIG_SMALL_IMM || in qpu_merge_inst()
491 b_sig == QPU_SIG_SMALL_IMM || in qpu_merge_inst()
Dvc4_qpu_schedule.c237 QPU_GET_FIELD(inst, QPU_SIG) != QPU_SIG_SMALL_IMM) || in reads_uniform()
366 if (sig != QPU_SIG_SMALL_IMM && in calculate_deps()
388 case QPU_SIG_SMALL_IMM: in calculate_deps()
496 sig != QPU_SIG_SMALL_IMM && in reads_too_soon_after_write()
510 if (sig == QPU_SIG_SMALL_IMM && in reads_too_soon_after_write()
Dvc4_qpu_validate.c72 QPU_GET_FIELD(inst, QPU_SIG) != QPU_SIG_SMALL_IMM && in _reads_reg()
275 if (QPU_GET_FIELD(inst, QPU_SIG) == QPU_SIG_SMALL_IMM && in vc4_qpu_validate()
Dvc4_qpu_disasm.c82 [QPU_SIG_SMALL_IMM] = "sig_small_imm",
328 bool has_si = QPU_GET_FIELD(inst, QPU_SIG) == QPU_SIG_SMALL_IMM; in print_alu_src()
Dvc4_qpu_defines.h134 QPU_SIG_SMALL_IMM, enumerator
/external/libdrm/vc4/
Dvc4_qpu_defines.h131 QPU_SIG_SMALL_IMM, enumerator