Home
last modified time | relevance | path

Searched refs:per_thread_scratch (Results 1 – 21 of 21) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dgen7_cs_state.c74 ffs(stage_state->per_thread_scratch) - 11); in brw_upload_cs_state()
81 ffs(stage_state->per_thread_scratch) - 12); in brw_upload_cs_state()
88 stage_state->per_thread_scratch / 1024 - 1); in brw_upload_cs_state()
Dgen7_vs_state.c62 ffs(stage_state->per_thread_scratch) - 11); in upload_vs_state()
Dgen8_vs_state.c63 ffs(stage_state->per_thread_scratch) - 11); in upload_vs_state()
Dgen8_hs_state.c58 ffs(stage_state->per_thread_scratch) - 11); in gen8_upload_hs_state()
Dgen8_ds_state.c57 ffs(stage_state->per_thread_scratch) - 11); in gen8_upload_ds_state()
Dgen7_hs_state.c91 ffs(stage_state->per_thread_scratch) - 11); in gen7_upload_hs_state()
Dgen7_ds_state.c89 ffs(stage_state->per_thread_scratch) - 11); in gen7_upload_ds_state()
Dgen7_gs_state.c72 ffs(stage_state->per_thread_scratch) - 11); in upload_gs_state()
Dgen8_gs_state.c64 ffs(stage_state->per_thread_scratch) - 11); in gen8_upload_gs_state()
Dgen6_vs_state.c134 ffs(stage_state->per_thread_scratch) - 11); in upload_vs_state()
Dgen6_gs_state.c149 ffs(stage_state->per_thread_scratch) - 11); in upload_gs_state()
Dbrw_vs_state.c89 ffs(stage_state->per_thread_scratch) - 11; in brw_upload_vs_unit()
Dbrw_program.c393 if (stage_state->per_thread_scratch < per_thread_size) { in brw_alloc_stage_scratch()
394 stage_state->per_thread_scratch = per_thread_size; in brw_alloc_stage_scratch()
Dgen6_wm_state.c226 ffs(stage_state->per_thread_scratch) - 11); in gen6_upload_wm_state()
Dgen7_wm_state.c241 ffs(stage_state->per_thread_scratch) - 11); in gen7_upload_ps_state()
Dgen8_ps_state.c270 ffs(stage_state->per_thread_scratch) - 11); in gen8_upload_ps_state()
Dbrw_wm_state.c139 ffs(brw->wm.base.per_thread_scratch) - 11; in brw_upload_wm_unit()
Dbrw_context.h619 uint32_t per_thread_scratch; member
/external/libdrm/intel/
Dintel_debug.h41 uint32_t per_thread_scratch; member
/external/mesa3d/src/intel/vulkan/
Danv_allocator.c915 gl_shader_stage stage, unsigned per_thread_scratch) in anv_scratch_pool_alloc() argument
917 if (per_thread_scratch == 0) in anv_scratch_pool_alloc()
920 unsigned scratch_size_log2 = ffs(per_thread_scratch / 2048); in anv_scratch_pool_alloc()
967 uint32_t size = per_thread_scratch * max_threads[stage]; in anv_scratch_pool_alloc()
Danv_private.h502 unsigned per_thread_scratch);