| /external/mesa3d/src/gallium/drivers/radeonsi/ |
| D | si_dma.c | 41 struct r600_resource *rdst = (struct r600_resource*)dst; in si_dma_copy_buffer() local
47 util_range_add(&rdst->valid_buffer_range, dst_offset, in si_dma_copy_buffer()
50 dst_offset += rdst->gpu_address; in si_dma_copy_buffer()
65 r600_need_dma_space(&ctx->b, ncopy * 5, rdst, rsrc); in si_dma_copy_buffer()
90 struct r600_resource *rdst = r600_resource(dst); in si_dma_clear_buffer() local
100 util_range_add(&rdst->valid_buffer_range, offset, offset + size); in si_dma_clear_buffer()
102 offset += rdst->gpu_address; in si_dma_clear_buffer()
106 r600_need_dma_space(&sctx->b, ncopy * 4, rdst, NULL); in si_dma_clear_buffer()
137 struct r600_texture *rdst = (struct r600_texture*)dst; in si_dma_copy_tile() local
138 unsigned dst_mode = rdst->surface.level[dst_level].mode; in si_dma_copy_tile()
[all …]
|
| D | cik_sdma.c | 40 struct r600_resource *rdst = r600_resource(dst); in cik_sdma_copy_buffer() local
46 util_range_add(&rdst->valid_buffer_range, dst_offset, in cik_sdma_copy_buffer()
49 dst_offset += rdst->gpu_address; in cik_sdma_copy_buffer()
53 r600_need_dma_space(&ctx->b, ncopy * 7, rdst, rsrc); in cik_sdma_copy_buffer()
81 struct r600_resource *rdst = r600_resource(dst); in cik_sdma_clear_buffer() local
91 util_range_add(&rdst->valid_buffer_range, offset, offset + size); in cik_sdma_clear_buffer()
93 offset += rdst->gpu_address; in cik_sdma_clear_buffer()
97 r600_need_dma_space(&sctx->b, ncopy * 5, rdst, NULL); in cik_sdma_clear_buffer()
150 struct r600_texture *rdst = (struct r600_texture*)dst; in cik_sdma_copy_texture() local
151 unsigned bpp = rdst->surface.bpe; in cik_sdma_copy_texture()
[all …]
|
| D | si_cp_dma.c | 188 struct r600_resource *rdst = r600_resource(dst); in si_clear_buffer() local
199 util_range_add(&rdst->valid_buffer_range, offset, in si_clear_buffer()
204 uint8_t *map = r600_buffer_map_sync_with_rings(&sctx->b, rdst, in si_clear_buffer()
226 !ws->cs_is_buffer_referenced(sctx->b.gfx.cs, rdst->buf, in si_clear_buffer()
232 uint64_t va = rdst->gpu_address + offset; in si_clear_buffer()
253 rdst->TC_L2_dirty = true; in si_clear_buffer()
|
| D | si_blit.c | 1112 struct r600_texture *rdst = (struct r600_texture *)info->dst.resource; in si_blit() local
1124 if (rdst->surface.is_linear && in si_blit()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | evergreen_hw_context.c | 40 struct r600_resource *rdst = (struct r600_resource*)dst; in evergreen_dma_copy_buffer() local
46 util_range_add(&rdst->valid_buffer_range, dst_offset, in evergreen_dma_copy_buffer()
49 dst_offset += rdst->gpu_address; in evergreen_dma_copy_buffer()
63 r600_need_dma_space(&rctx->b, ncopy * 5, rdst, rsrc); in evergreen_dma_copy_buffer()
69 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, rdst, RADEON_USAGE_WRITE, in evergreen_dma_copy_buffer()
|
| D | evergreen_state.c | 3354 struct r600_texture *rdst = (struct r600_texture*)dst; in evergreen_dma_copy_tile() local
3360 dst_mode = rdst->surface.level[dst_level].mode; in evergreen_dma_copy_tile()
3390 addr = rdst->surface.level[dst_level].offset; in evergreen_dma_copy_tile()
3391 addr += rdst->surface.level[dst_level].slice_size * dst_z; in evergreen_dma_copy_tile()
3398 addr += rdst->resource.gpu_address; in evergreen_dma_copy_tile()
3402 …slice_tile_max = (rdst->surface.level[dst_level].nblk_x * rdst->surface.level[dst_level].nblk_y) /… in evergreen_dma_copy_tile()
3409 height = u_minify(rdst->resource.b.b.height0, dst_level); in evergreen_dma_copy_tile()
3414 base = rdst->surface.level[dst_level].offset; in evergreen_dma_copy_tile()
3418 bank_h = eg_bank_wh(rdst->surface.bankh); in evergreen_dma_copy_tile()
3419 bank_w = eg_bank_wh(rdst->surface.bankw); in evergreen_dma_copy_tile()
[all …]
|
| D | r600_state.c | 2822 struct r600_texture *rdst = (struct r600_texture*)dst; in r600_dma_copy_tile() local
2827 dst_mode = rdst->surface.level[dst_level].mode; in r600_dma_copy_tile()
2851 addr = rdst->surface.level[dst_level].offset; in r600_dma_copy_tile()
2852 addr += rdst->surface.level[dst_level].slice_size * dst_z; in r600_dma_copy_tile()
2857 …slice_tile_max = (rdst->surface.level[dst_level].nblk_x * rdst->surface.level[dst_level].nblk_y) /… in r600_dma_copy_tile()
2864 height = u_minify(rdst->resource.b.b.height0, dst_level); in r600_dma_copy_tile()
2869 base = rdst->surface.level[dst_level].offset; in r600_dma_copy_tile()
2884 r600_need_dma_space(&rctx->b, ncopy * 7, &rdst->resource, &rsrc->resource); in r600_dma_copy_tile()
2892 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, &rdst->resource, RADEON_USAGE_WRITE, in r600_dma_copy_tile()
2920 struct r600_texture *rdst = (struct r600_texture*)dst; in r600_dma_copy() local
[all …]
|
| D | r600_hw_context.c | 529 struct r600_resource *rdst = (struct r600_resource*)dst; in r600_dma_copy_buffer() local
535 util_range_add(&rdst->valid_buffer_range, dst_offset, in r600_dma_copy_buffer()
541 r600_need_dma_space(&rctx->b, ncopy * 5, rdst, rsrc); in r600_dma_copy_buffer()
547 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, rdst, RADEON_USAGE_WRITE, in r600_dma_copy_buffer()
|
| D | r600_blit.c | 559 struct r600_resource_global *rdst = in r600_copy_global_buffer() local
561 struct compute_memory_item *item = rdst->chunk; in r600_copy_global_buffer()
853 struct r600_texture *rdst = (struct r600_texture *)info->dst.resource; in r600_blit() local
865 if (rdst->surface.level[info->dst.level].mode == in r600_blit()
|
| /external/mesa3d/src/gallium/winsys/amdgpu/drm/ |
| D | amdgpu_cs.h | 153 struct amdgpu_fence **rdst = (struct amdgpu_fence **)dst; in amdgpu_fence_reference() local
156 if (pipe_reference(&(*rdst)->reference, &rsrc->reference)) { in amdgpu_fence_reference()
157 amdgpu_ctx_unref((*rdst)->ctx); in amdgpu_fence_reference()
158 FREE(*rdst); in amdgpu_fence_reference()
160 *rdst = rsrc; in amdgpu_fence_reference()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | r600_test_dma.c | 217 struct r600_texture *rdst; in r600_test_dma() local
287 rdst = (struct r600_texture*)dst; in r600_test_dma()
295 array_mode_to_string(rdst->surface.level[0].mode), in r600_test_dma()
304 rctx->clear_buffer(ctx, dst, 0, rdst->surface.surf_size, 0, true); in r600_test_dma()
335 !rdst->surface.is_linear && in r600_test_dma()
363 !rdst->surface.is_linear && in r600_test_dma()
|
| D | r600_pipe_common.c | 1103 struct r600_multi_fence **rdst = (struct r600_multi_fence **)dst; in r600_fence_reference() local
1106 if (pipe_reference(&(*rdst)->reference, &rsrc->reference)) { in r600_fence_reference()
1107 ws->fence_reference(&(*rdst)->gfx, NULL); in r600_fence_reference()
1108 ws->fence_reference(&(*rdst)->sdma, NULL); in r600_fence_reference()
1109 FREE(*rdst); in r600_fence_reference()
1111 *rdst = rsrc; in r600_fence_reference()
|
| D | r600_texture.c | 46 struct r600_texture *rdst, in r600_prepare_for_dma_blit() argument
56 if (rdst->surface.bpe != rsrc->surface.bpe) in r600_prepare_for_dma_blit()
61 rdst->resource.b.b.nr_samples > 1) in r600_prepare_for_dma_blit()
68 if (rsrc->is_depth || rdst->is_depth) in r600_prepare_for_dma_blit()
76 (rdst->dcc_offset && dst_level < rdst->surface.num_dcc_levels)) in r600_prepare_for_dma_blit()
84 if (rdst->cmask.size && rdst->dirty_level_mask & (1 << dst_level)) { in r600_prepare_for_dma_blit()
87 if (!util_texrange_covers_whole_level(&rdst->resource.b.b, dst_level, in r600_prepare_for_dma_blit()
92 r600_texture_discard_cmask(rctx->screen, rdst); in r600_prepare_for_dma_blit()
100 assert(!(rdst->dirty_level_mask & (1 << dst_level))); in r600_prepare_for_dma_blit()
|
| D | r600_pipe_common.h | 783 struct r600_texture *rdst,
|
| /external/libvncserver/libvncserver/ |
| D | cursor.c | 596 int rdst, gdst, bdst; /* fb RGB */ in rfbShowCursor() local
632 rdst = (dval & rmask) >> rshift; /* fb */ in rfbShowCursor()
646 rdst = rsrc + ((amax - asrc) * rdst)/amax; in rfbShowCursor()
651 val |= (rdst << rshift); in rfbShowCursor()
|
| /external/toybox/toys/pending/ |
| D | ip.c | 1447 struct I_data rvia, rdst, mdst, rsrc, msrc; member
1493 if (gfilter.rdst.family && (msg->rtm_family != gfilter.rdst.family || in display_route_info()
1494 gfilter.rdst.netmask > msg->rtm_dst_len)) return 0; in display_route_info()
1511 if (gfilter.rdst.family && in display_route_info()
1512 memcmp(RTA_DATA(attr[RTA_DST]), &gfilter.rdst.addr, gfilter.rdst.len)) in display_route_info()
1842 parse_prefix(gfilter.rdst.addr, &gfilter.rdst.netmask, in route_show_flush()
1843 &gfilter.rdst.len, *argv, gfilter.rdst.family); in route_show_flush()
1844 if (gfilter.rdst.len) in route_show_flush()
1845 gfilter.rdst.family = ((gfilter.rdst.len == 4) ? in route_show_flush()
1855 if (idx != 11) gfilter.rdst = gfilter.mdst; in route_show_flush()
|
| /external/iproute2/ip/ |
| D | iproute.c | 130 inet_prefix rdst; member
192 if (filter.rdst.family && in filter_nlmsg()
193 (r->rtm_family != filter.rdst.family || filter.rdst.bitlen > r->rtm_dst_len)) in filter_nlmsg()
242 if (filter.rdst.family && inet_addr_match(&dst, &filter.rdst, filter.rdst.bitlen)) in filter_nlmsg()
1552 get_prefix(&filter.rdst, *argv, do_ipv6); in iproute_list_flush_or_save()
1561 filter.rdst = filter.mdst; in iproute_list_flush_or_save()
|
| /external/opencv/ml/src/ |
| D | mltree.cpp | 2555 CvPair32s32f *src, *ldst0, *rdst0, *ldst, *rdst; in split_node_data() local
2563 rdst0 = rdst = data->get_ord_var_data(right, vi); in split_node_data()
2573 ldst->i = rdst->i = idx; in split_node_data()
2574 ldst->val = rdst->val = val; in split_node_data()
2576 rdst += d; in split_node_data()
2580 right->set_num_valid(vi, (int)(rdst - rdst0)); in split_node_data()
2588 ldst->i = rdst->i = idx; in split_node_data()
2589 ldst->val = rdst->val = ord_nan; in split_node_data()
2591 rdst += d; in split_node_data()
2602 int *src, *ldst0, *rdst0, *ldst, *rdst; in split_node_data() local
[all …]
|
| /external/mesa3d/src/gallium/state_trackers/nine/ |
| D | nine_shader.c | 1343 struct ureg_dst rdst; in tx_apply_dst0_modifiers() local
1348 rdst = _tx_dst_param(tx, &tx->insn.dst[0]); in tx_apply_dst0_modifiers()
1350 assert(rdst.File != TGSI_FILE_ADDRESS); /* this probably isn't possible */ in tx_apply_dst0_modifiers()
1357 ureg_MUL(tx->ureg, rdst, ureg_src(tx->regs.tdst), ureg_imm1f(tx->ureg, f)); in tx_apply_dst0_modifiers()
|
| /external/valgrind/VEX/priv/ |
| D | host_ppc_isel.c | 1659 HReg rdst = newVRegI(env); in iselWordExpr_R_wrk() local
1661 addInstr(env, mk_iMOVds_RR(rdst, r1)); in iselWordExpr_R_wrk()
1663 7/*cr*/, rdst, PPCRH_Reg(r2))); in iselWordExpr_R_wrk()
1664 addInstr(env, PPCInstr_CMov(cc, rdst, PPCRI_Reg(r2))); in iselWordExpr_R_wrk()
1665 return rdst; in iselWordExpr_R_wrk()
|