| /toolchain/binutils/binutils-2.27/opcodes/ |
| D | dlx-dis.c | 36 #define OPC(x) ((x >> 26) & 0x3F) macro
106 unsigned char r_opc[] = { OPC(ALUOP) }; /* Fix ME */ in dlx_r_type()
193 { OPC(LHIOP), "lhi" }, /* Load HI to register. */ in dlx_load_type()
194 { OPC(LBOP), "lb" }, /* load byte sign extended. */ in dlx_load_type()
195 { OPC(LBUOP), "lbu" }, /* load byte unsigned. */ in dlx_load_type()
196 { OPC(LSBUOP),"ldstbu"}, /* load store byte unsigned. */ in dlx_load_type()
197 { OPC(LHOP), "lh" }, /* load halfword sign extended. */ in dlx_load_type()
198 { OPC(LHUOP), "lhu" }, /* load halfword unsigned. */ in dlx_load_type()
199 { OPC(LSHUOP),"ldsthu"}, /* load store halfword unsigned. */ in dlx_load_type()
200 { OPC(LWOP), "lw" }, /* load word. */ in dlx_load_type()
[all …]
|
| D | cr16-opc.c | 29 #define ARITH_BYTE_INST(NAME, OPC, OP1) \ argument
31 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{uimm4_1,20}, {regr,16}}}, \
33 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}}, \
35 {NAME, 1, OPC+0x1, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}}
38 #define ARITH1_BYTE_INST(NAME, OPC, OP1) \ argument
40 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}}
79 #define ARITH_BYTE_INST1(NAME, OPC) \ argument
81 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}}
87 #define ARITH_BYTE_INST2(NAME, OPC) \ argument
89 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regp,16}}}
[all …]
|
| D | crx-opc.c | 31 #define ARITH_BYTE_INST(NAME, OPC) \ argument
33 {NAME, 1, OPC, 24, ARITH_BYTE_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \
35 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_BYTE_INS | CST4MAP, {{i16,0}, {regr,16}}}, \
37 {NAME, 1, OPC+0x40, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}}
64 #define ARITH_INST(NAME, OPC) \ argument
66 {NAME, 1, OPC, 24, ARITH_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \
68 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_INS | CST4MAP, {{i16,0}, {regr,16}}}, \
70 {NAME, 3, (OPC<<4)+0xF, 20, ARITH_INS, {{i32,0}, {regr,16}}}, \
72 {NAME, 1, OPC+0x40, 24, ARITH_INS, {{regr,20}, {regr,16}}}
108 #define BRANCH_INST(NAME, OPC) \ argument
[all …]
|
| D | cgen.sh | 105 -OPC ${opcfile} \
|
| /toolchain/binutils/binutils-2.27/gas/config/ |
| D | rx-parse.y | 1156 #define OPC(x) { #x, x, IS_OPCODE } macro
1157 OPC(ABS),
1158 OPC(ADC),
1159 OPC(ADD),
1161 OPC(BCLR),
1162 OPC(BCND),
1163 OPC(BMCND),
1164 OPC(BNOT),
1165 OPC(BRA),
1166 OPC(BRK),
[all …]
|
| D | rl78-parse.y | 1260 #define OPC(x) { #x, x, IS_OPCODE } macro
1262 OPC(ADD),
1263 OPC(ADDC),
1264 OPC(ADDW),
1266 OPC(AND1),
1267 OPC(BC),
1268 OPC(BF),
1269 OPC(BH),
1270 OPC(BNC),
1271 OPC(BNH),
[all …]
|
| D | tc-arm.c | 13231 #define X(OPC,I,F,S) N_MNEM_##OPC argument
13238 #define X(OPC,I,F,S) { (I), (F), (S) } argument
|
| /toolchain/binutils/binutils-2.27/include/opcode/ |
| D | crx.h | 400 #define BIN(OPC,SHIFT) (OPC << SHIFT) argument
|
| D | cr16.h | 414 #define BIN(OPC,SHIFT) (OPC << SHIFT) argument
|
| D | aarch64.h | 106 #define AARCH64_OPCODE_HAS_FEATURE(OPC,FEAT) \ argument
107 (((OPC) & (FEAT)) != 0)
|
| /toolchain/binutils/binutils-2.27/bfd/ |
| D | xtensa-isa.c | 648 #define CHECK_OPCODE(INTISA,OPC,ERRVAL) \ argument
650 if ((OPC) < 0 || (OPC) >= (INTISA)->num_opcodes) \
860 #define CHECK_OPERAND(INTISA,OPC,ICLASS,OPND,ERRVAL) \ argument
867 (INTISA)->opcodes[(OPC)].name, (ICLASS)->num_operands); \
1259 #define CHECK_STATE_OPERAND(INTISA,OPC,ICLASS,STOP,ERRVAL) \ argument
1266 (INTISA)->opcodes[(OPC)].name, (ICLASS)->num_stateOperands); \
1306 #define CHECK_INTERFACE_OPERAND(INTISA,OPC,ICLASS,IFOP,ERRVAL) \ argument
1313 (INTISA)->opcodes[(OPC)].name, \
|
| /toolchain/binutils/binutils-2.27/binutils/po/ |
| D | es.po | 4236 " -P, --private=OPC,OPC... Muestra contenidos específicos del formato objeto\n"
4312 " -M, --disassembler-options=OPC Pasa el texto OPC al desensamblador\n"
|
| D | ca.po | 4651 " -P, --private=OPC,OPC... Mostra els continguts específics del format d'objecte\n"
4725 " -M, --disassembler-options=OPC Passa el text OPC cap al desassemblador\n"
|