/toolchain/binutils/binutils-2.27/gas/testsuite/gas/bfin/ |
D | bit2.s | 10 BITCLR ( R7 , 0 ) ; 11 BITCLR ( R7 , 31 ) ; 12 BITCLR ( R7 , 15 ) ; 18 BITSET ( R7 , 0 ) ; 19 BITSET ( R7 , 31 ) ; 20 BITSET ( R7 , 15 ) ; 26 BITTGL ( R7 , 0 ) ; 27 BITTGL ( R7 , 31 ) ; 28 BITTGL ( R7 , 15 ) ; 34 CC = BITTST ( R7 , 0 ) ; [all …]
|
D | logical2.s | 11 R7 = R7 & R7; define 12 R7 = R7 & R0; define 13 r7 = R7 & R1; 15 R1 = R7 & R7; 16 R2 = R7 & R0; 17 r3 = R7 & R1; 21 R7 = ~R7; define 22 R7 = ~R0; define 23 R0 = ~R7; 28 R7 = R7 | R7; define [all …]
|
D | bit2.d | 8 0: 07 4c BITCLR \(R7, 0x0\);.* 9 2: ff 4c BITCLR \(R7, 0x1f\);.* 10 4: 7f 4c BITCLR \(R7, 0xf\);.* 14 c: 07 4a BITSET \(R7, 0x0\);.* 15 e: ff 4a BITSET \(R7, 0x1f\);.* 16 10: 7f 4a BITSET \(R7, 0xf\);.* 20 18: 07 4b BITTGL \(R7, 0x0\);.* 21 1a: ff 4b BITTGL \(R7, 0x1f\);.* 22 1c: 7f 4b BITTGL \(R7, 0xf\);.* 26 24: 07 49 CC = BITTST \(R7, 0x0\);.* [all …]
|
D | logical2.d | 9 0: ff 55 R7 = R7 & R7; 10 2: c7 55 R7 = R7 & R0; 11 4: cf 55 R7 = R7 & R1; 12 6: 7f 54 R1 = R7 & R7; 13 8: 87 54 R2 = R7 & R0; 14 a: cf 54 R3 = R7 & R1; 15 c: ff 43 R7 =~ R7; 16 e: c7 43 R7 =~ R0; 17 10: f8 43 R0 =~ R7; 19 14: ff 57 R7 = R7 \| R7; [all …]
|
D | vector2.d | 8 0: 0c c4 13 0e R7.H = R7.L = SIGN \(R2.H\) \* R3.H \+ SIGN \(R2.L\) \* R3.L; 11 c: 0c c4 38 0c R6.H = R6.L = SIGN \(R7.H\) \* R0.H \+ SIGN \(R7.L\) \* R0.L; 14 18: 0c c4 01 0e R7.H = R7.L = SIGN \(R0.H\) \* R1.H \+ SIGN \(R0.L\) \* R1.L; 17 24: 09 c6 01 ce R7 = VIT_MAX \(R1, R0\) \(ASR\); 20 30: 09 c6 07 8c R6 = VIT_MAX \(R7, R0\) \(ASL\); 23 3c: 09 c6 08 ce R7 = VIT_MAX \(R0, R1\) \(ASR\); 25 44: 09 c6 3e ca R5 = VIT_MAX \(R6, R7\) \(ASR\); 31 5c: 09 c6 07 4c R6.L = VIT_MAX \(R7\) \(ASR\); 35 6c: 09 c6 00 4e R7.L = VIT_MAX \(R0\) \(ASR\); 41 84: 06 c4 38 8c R6 = ABS R7 \(V\); [all …]
|
D | vector.d | 11 4: 09 c6 15 8e R7 = VIT_MAX \(R5, R2\) \(ASL\); 23 24: 00 c4 06 8e R7 = R0 -\|\+ R6; 28 38: 00 c4 2e de R7 = R5 -\|- R6 \(CO\); 29 3c: 01 c4 63 bf R5 = R4 \+\|\+ R3, R7 = R4 -\|- R3 \(SCO, ASR\); 31 44: 21 c4 ca 2d R7 = R1 \+\|- R2, R6 = R1 -\|\+ R2 \(S\); 34 50: 04 c4 39 a6 R0 = R7 \+ R1, R3 = R7 - R1 \(S\); 35 54: 11 c4 [c-f][[:xdigit:]] 0b R7 = A1 \+ A0, R5 = A1 - A0 \(NS\); 43 6c: 01 c6 15 0e R7 = ASHIFT R5 BY R2.L \(V\); 55 84: 06 c4 17 40 R0 = MIN \(R2, R7\) \(V\); 58 88: 04 c2 be 66 R2.H = R7.L \* R6.H, R2.L = R7.H \* R6.H; [all …]
|
D | control_code2.s | 10 CC = R7 == R0; 12 CC = R0 == R7; 15 CC = R7 == -4; 16 CC = R7 == 3; 21 CC = R7 < R0; 23 CC = R7 < R1; 24 CC = R1 < R7; 28 CC = R7 < -4; 30 CC = R7 < 3; 34 CC = R7 <= R0; [all …]
|
D | parallel3.d | 10 8: 09 ce 15 8e R7 = VIT_MAX \(R5, R2\) \(ASL\) \|\| \[P0\+\+\] = P0 \|\| NOP; 26 48: 00 cc 06 8e R7 = R0 -\|\+ R6 \|\| \[P1\+\+\] = P0 \|\| NOP; 36 70: 00 cc 2e de R7 = R5 -\|- R6 \(CO\) \|\| \[P2\] = P0 \|\| NOP; 38 78: 01 cc 63 bf R5 = R4 \+\|\+ R3, R7 = R4 -\|- R3 \(SCO, ASR\) \|\| \[P2\+\+\] = P0 \|\| NOP; 42 88: 21 cc ca 2d R7 = R1 \+\|- R2, R6 = R1 -\|\+ R2 \(S\) \|\| \[P2 \+ 0x24\] = P0 \|\| NOP; 48 a0: 04 cc 39 a6 R0 = R7 \+ R1, R3 = R7 - R1 \(S\) \|\| \[P3\+\+\] = P0 \|\| NOP; 50 a8: 11 cc ff 0b R7 = A1 \+ A0, R5 = A1 - A0 \(NS\) \|\| \[P3--\] = P0 \|\| NOP; 62 d8: 01 ce 15 0e R7 = ASHIFT R5 BY R2.L \(V\) \|\| \[P4 \+ 0x18\] = P0 \|\| NOP; 74 108: 06 cc 17 40 R0 = MIN \(R2, R7\) \(V\) \|\| \[P5--\] = P0 \|\| NOP; 76 110: 04 ca be 66 R2.H = R7.L \* R6.H, R2.L = R7.H \* R6.H \|\| \[P5 \+ 0x8\] = P0 \|\| NOP; [all …]
|
D | arithmetic.d | 20 1e: 04 c4 3a 0e R7 = R7 \+ R2 \(NS\); 29 3a: 05 c4 3d d2 R1.L = R7 - R5 \(RND20\); 33 42: 25 c4 3e 0e R7.H = R7 \+ R6 \(RND12\); 63 7c: 07 c4 38 48 R4 = MIN \(R7, R0\); 80 a0: 0b c4 [0-3][[:xdigit:]] 0e R7 = \(A0 \+= A1\); 87 b4: 80 c2 db 23 R7.L = R3.L \* R3.H \(FU\); 91 c4: 94 c3 be 40 R2.H = R7.L \* R6.H \(M, IU\); 94 d0: 1c c3 3e 80 R1 = R7.H \* R6.L \(M, IS\); 100 de: d7 40 R7 \*= R2; 103 e0: 63 c0 2f 02 A0 = R5.L \* R7.H \(W32\); [all …]
|
D | shift.d | 10 4: 4f 41 R7 = \(R7 \+ R1\) << 0x2; 22 1c: 82 c6 fd 4e R7 = R5 << 0x1f \(S\); 31 38: 00 c6 07 6e R7.H = ASHIFT R7.L BY R0.L \(S\); 32 3c: 00 c6 07 6e R7.H = ASHIFT R7.L BY R0.L \(S\); 45 5e: ff 4f R7 <<= 0x1f; 47 64: 80 c6 00 8e R7.L = R0.L << 0x0; 54 80: 7d 40 R5 >>= R7; 58 8c: 00 c6 16 8e R7.L = LSHIFT R6.L BY R2.L; 64 9c: 82 c6 07 cf R7 = ROT R7 BY -0x20; 65 a0: 82 c6 0f cd R6 = ROT R7 BY -0x1f; [all …]
|
D | control_code2.d | 7 0: 07 08 CC = R7 == R0; 9 4: 38 08 CC = R0 == R7; 10 6: 27 0c CC = R7 == -0x4; 11 8: 1f 0c CC = R7 == 0x3; 14 e: 87 08 CC = R7 < R0; 16 12: 8f 08 CC = R7 < R1; 17 14: b9 08 CC = R1 < R7; 19 18: a7 0c CC = R7 < -0x4; 21 1c: 9f 0c CC = R7 < 0x3; 23 20: 07 09 CC = R7 <= R0; [all …]
|
D | loop_temps.s | 29 R7 = R1 << 5; define 30 [FP+-60] = R7; 31 R7 = [FP+-60]; define 32 R7 = R2 | R7; define 33 [FP+-60] = R7; 55 R7 = R1 << 5; define 56 [FP+-52] = R7; 57 R7 = [FP+-52]; define 58 R7 = R2 | R7; define 59 [FP+-52] = R7; [all …]
|
D | parallel.d | 10 8: 0a ce 37 c0 R0 = DEPOSIT \(R7, R6\) \(X\) \|\| I1 \+= 0x4 \|\| NOP; 16 20: 0a ce 23 4e R7 = EXTRACT \(R3, R4.L\) \(X\) \|\| I3 \+= M1 \(BREV\) \|\| NOP; 26 48: 08 ce 3e 40 BITMUX \(R7, R6, A0\) \(ASL\) \|\| FP = \[P1\+\+\] \|\| NOP; 30 58: 06 ce 02 ce R7.L = ONES R2 \|\| P1 = \[P5 \+ 0x18\] \|\| NOP; 54 b8: 05 cc 3d d2 R1.L = R7 - R5 \(RND20\) \|\| R0 = B\[P4\] \(Z\) \|\| \[I1\+\+\] = R7; 56 c0: 05 cc 01 04 R2.L = R0 \+ R1 \(RND12\) \|\| R1 = B\[SP\] \(X\) \|\| \[I2--\] = R7; 58 c8: 25 cc 3e 0e R7.H = R7 \+ R6 \(RND12\) \|\| R1 = B\[P0\] \(X\) \|\| \[I3 \+\+ M1\] = R6; 76 110: 07 cc 38 48 R4 = MIN \(R7, R0\) \|\| B\[P3\] = R2 \|\| R1 = \[I1\+\+\]; 86 138: 0b cc 3f 0e R7 = \(A0 \+= A1\) \|\| B\[SP\] = R3 \|\| R6 = \[I1\+\+\]; 88 140: 0b cc 3f 4c R6.L = \(A0 \+= A1\) \|\| B\[FP\] = R3 \|\| R7 = \[I1\+\+\]; [all …]
|
D | parallel3.s | 4 R7 = Vit_Max (R5, r2) (ASL)|| [p0++] = P0; define 21 r5 = r4 +|+ r3, R7 = r4 -|- r3 (Sco, ASR)|| [p2++] = P0; 23 R7 = R1 +|- R2, R6 = R1 -|+ R2 (S)|| [p2+36] = P0; define 37 R7 = ASHIFT R5 BY R2.L (V)|| [p4+24] = P0; define 53 R7 = R2.l * r5.l, r6 = r2.h * r5.h|| [sp--] = P0; define 54 R0.L = R7.L * R6.L, R0.H = R7.H * R6.H (ISS2)|| [sp+60] = P0; 59 A1 = R5.h * R7.H, A0 += r5.L * r7.l (w32)|| [fp+0] = P0; 64 r0.l = (a0 += R7.l * R6.L), R0.H = (A1 += R7.H * R6.H) (Iss2)|| [p0] = P3; 67 R2.H = (A1 = R7.L * R6.H), R2.L = (A0 = R7.H * R6.h)|| [p0] = fp; 69 R7.h = (a1 += r6.h * r5.l), r7.l = (a0=r6.h * r5.h)|| [p0] = r1; [all …]
|
D | vector.s | 9 R7 = Vit_Max (R5, r2) (ASL); define 32 r5 = r4 +|+ r3, R7 = r4 -|- r3 (Sco, ASR); 34 R7 = R1 +|- R2, R6 = R1 -|+ R2 (S); define 51 R7 = ASHIFT R5 BY R2.L (V); define 80 R7 = R2.l * r5.l, r6 = r2.h * r5.h; define 81 R0.L = R7.L * R6.L, R0.H = R7.H * R6.H (ISS2); 86 A1 = R5.h * R7.H, A0 += r5.L * r7.l (w32); 91 r0.l = (a0 += R7.l * R6.L), R0.H = (A1 += R7.H * R6.H) (Iss2); 94 R2.H = (A1 = R7.L * R6.H), R2.L = (A0 = R7.H * R6.h); 96 R7.h = (a1 += r6.h * r5.l), r7.l = (a0=r6.h * r5.h); [all …]
|
D | shift2.d | 72 a0: 80 c6 07 00 R0.L = R7.L >>> 0x0; 79 bc: 80 c6 88 3f R7.H = R0.H >>> 0xf; 96 100: 80 c6 07 40 R0.L = R7.L << 0x0 \(S\); 103 11c: 80 c6 78 7e R7.H = R0.H << 0xf \(S\); 108 130: 82 c6 00 0e R7 = R0 >>> 0x0; 115 14c: 82 c6 0f 01 R0 = R7 >>> 0x1f; 120 160: 82 c6 00 4e R7 = R0 << 0x0 \(S\); 127 17c: 82 c6 ff 40 R0 = R7 << 0x1f \(S\); 143 1b6: 39 40 R1 >>>= R7; 147 1be: b9 40 R1 <<= R7; [all …]
|
D | move2.s | 17 R7 = R7; define 41 R7 = P4; define 47 P4 = R7; 81 R7 = M3; define 90 R7 = L3; define 215 R7 = RETS; define 223 R7 = CYCLES2; define 232 RETE = R7; 240 CYCLES = R7; 309 R6 = A0, R7 = A1(ISS2); [all …]
|
D | video2.d | 14 [ 0-9a-f]+: 0d c6 07 0c R6 = ALIGN8 \(R7, R0\); 17 [ 0-9a-f]+: 0d c6 08 0e R7 = ALIGN8 \(R0, R1\); 19 [ 0-9a-f]+: 0d c6 3e 0a R5 = ALIGN8 \(R6, R7\); 26 [ 0-9a-f]+: 0d c6 07 4c R6 = ALIGN16 \(R7, R0\); 29 [ 0-9a-f]+: 0d c6 08 4e R7 = ALIGN16 \(R0, R1\); 31 [ 0-9a-f]+: 0d c6 3e 4a R5 = ALIGN16 \(R6, R7\); 38 [ 0-9a-f]+: 0d c6 07 8c R6 = ALIGN24 \(R7, R0\); 41 [ 0-9a-f]+: 0d c6 08 8e R7 = ALIGN24 \(R0, R1\); 43 [ 0-9a-f]+: 0d c6 3e 8a R5 = ALIGN24 \(R6, R7\); 52 [ 0-9a-f]+: 37 c4 10 2e R7 = BYTEOP3P \(R3:2, R1:0\) \(HI, R\); [all …]
|
D | expected_errors.s | 15 R1.H = (A1=R7.L*R5.L) , A0 += R1.L*R0.L (IS); 24 R0.L = (A0 = R7.L * R4.H) (T), A1 += R7.H * R4.H; 125 R0 = R4 +|+ R5, R1 = R6 -|- R7; 126 R1 = R3 +|- R7, R1 = R3 -|+ R7; 127 R7 = R3 +|- R4, R1 = R1 -|+ R2; define 131 R7 = A1.L + A1.H, R7 = A0.L + A0.H; define 134 (R7, R7) = BYTEOP16P (R1:0, R3:2);
|
D | parallel2.d | 22 38: 0f c8 80 19 R7 = A1 \|\| P0 = \[P4 \+ 0x30\] \|\| NOP; 24 40: 0f c8 80 39 R7 = A1, R6 = A0 \|\| P0 = \[P4 \+ 0x34\] \|\| NOP; 34 68: 0a cc 3f 4e R7.L = A1.X \|\| R0 = \[I0 \+\+ M2\] \|\| NOP; 70 f8: 82 ce fd 4e R7 = R5 << 0x1f \(S\) \|\| R0 = \[FP -0x10\] \|\| NOP; 80 120: 00 ce 07 6e R7.H = ASHIFT R7.L BY R0.L \(S\) \|\| R0 = \[FP -0x68\] \|\| NOP; 82 128: 00 ce 07 6e R7.H = ASHIFT R7.L BY R0.L \(S\) \|\| R0 = \[FP -0x6c\] \|\| NOP; 96 160: 80 ce 00 8e R7.L = R0.L << 0x0 \|\| R5 = W\[P2\] \(Z\) \|\| NOP; 98 168: 82 ce 0d 8b R5 = R5 >> 0x1f \|\| R7 = W\[P2\+\+\] \(Z\) \|\| NOP; 114 1a8: 00 ce 16 8e R7.L = LSHIFT R6.L BY R2.L \|\| R5 = W\[P2 \+ 0x14\] \(Z\) \|\| NOP; 122 1c8: 82 ce 07 cf R7 = ROT R7 BY -0x20 \|\| R5 = W\[P2 \+ 0xc\] \(Z\) \|\| NOP; [all …]
|
D | stack.d | 9 4: 47 01 \[--SP\] = R7; 17 10: d0 05 \[--SP\] = \(R7:2, P5:0\); 18 12: 70 05 \[--SP\] = \(R7:6\); 31 24: a8 05 \(R7:5, P5:0\) = \[SP\+\+\]; 32 26: 30 05 \(R7:6\) = \[SP\+\+\];
|
D | bit.d | 15 8: b7 4b BITTGL \(R7, 0x16\);.* 21 10: 7f 49 CC = BITTST \(R7, 0xf\);.* 25 16: 0a c6 37 c0 R0 = DEPOSIT \(R7, R6\) \(X\); 30 22: 0a c6 23 4e R7 = EXTRACT \(R3, R4.L\) \(X\); 37 36: 08 c6 3e 40 BITMUX \(R7, R6, A0\) \(ASL\); 41 3e: 06 c6 02 ce R7.L = ONES R2;
|
D | store.d | 19 16: bf 92 \[FP--\] = R7; 28 2c: 8f 9f \[I1 \+\+ M0\] = R7; 33 32: d7 9e W\[I2--\] = R7.H; 39 3a: 2f 9e W\[I1\+\+\] = R7.L; 45 46: cf b7 W\[P1 \+ 0x1e\] = R7; 54 58: 97 e6 19 00 B\[P2 \+ 0x19\] = R7;
|
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/xgate/ |
D | all_insns.d | 13 0+0006 <L3> addl R7, #0xe1 14 0+0008 <L3\+0x2> addh R7, #0x00 Abs\* 0x000000e1 <L103\+0x1> 26 0+001c <L10> andl R7, #0xe8 28 0+001e <L10\+0x2> andh R7, #0x00 Abs\* 0x000000e8 <END_CODE> 40 0+0034 <L20> bffo R6, R7 43 0+003a <L23> bfinsx R6, R7, R0 64 0+0064 <L44> sbc R0, R6, R7 71 0+0072 <L50> csl R7, R0 76 0+007c <L55> ldb R7, \(R0, R1\+\) 77 0+007e <L56> ldb R7, \(R0, \-R1\) [all …]
|
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/m68hc11/ |
D | insns9s12xg.d | 11 00000004 <label3> addl R7, #0x34 12 00000006 <label3\+0x2> addh R7, #0x12 15 0000000c <label3\+0x8> and R7, R6, R5 27 00000024 <label3\+0x20> bfins R6, R7, R1 29 00000028 <label3\+0x24> bfinsx R3, R5, R7 53 00000058 <label3\+0x54> sbc R0, R7, R5 60 00000066 <label3\+0x62> csr R6, R7 65 00000070 <label3\+0x6c> ldb R5, \(R6, -R7\) 67 00000074 <label3\+0x70> ldl R7, #0x46 74 00000082 <label3\+0x7e> lsl R7, #0x2 [all …]
|