Home
last modified time | relevance | path

Searched refs:as (Results 1 – 25 of 4463) sorted by relevance

12345678910>>...179

/toolchain/binutils/binutils-2.27/gas/testsuite/gas/d30v/
Dserial2.l2 .*:5: Error: Unable to mix instructions as specified
3 .*:6: Error: Unable to mix instructions as specified
4 .*:8: Error: Unable to mix instructions as specified
5 .*:9: Error: Unable to mix instructions as specified
6 .*:11: Error: Unable to mix instructions as specified
7 .*:12: Error: Unable to mix instructions as specified
8 .*:13: Error: Unable to mix instructions as specified
9 .*:14: Error: Unable to mix instructions as specified
10 .*:16: Error: Unable to mix instructions as specified
11 .*:17: Error: Unable to mix instructions as specified
[all …]
Dserial2O.l2 .*:5: Error: Unable to mix instructions as specified
3 .*:6: Error: Unable to mix instructions as specified
4 .*:11: Error: Unable to mix instructions as specified
5 .*:12: Error: Unable to mix instructions as specified
6 .*:16: Error: Unable to mix instructions as specified
7 .*:17: Error: Unable to mix instructions as specified
8 .*:21: Error: Unable to mix instructions as specified
9 .*:22: Error: Unable to mix instructions as specified
10 .*:26: Error: Unable to mix instructions as specified
11 .*:27: Error: Unable to mix instructions as specified
[all …]
Dwarn_oddreg.l2 .*:5: Warning: Odd numbered register used as target of multi-register instruction
3 .*:6: Warning: Odd numbered register used as target of multi-register instruction
4 .*:7: Warning: Odd numbered register used as target of multi-register instruction
5 .*:8: Warning: Odd numbered register used as target of multi-register instruction
6 .*:9: Warning: Odd numbered register used as target of multi-register instruction
7 .*:10: Warning: Odd numbered register used as target of multi-register instruction
8 .*:11: Warning: Odd numbered register used as target of multi-register instruction
9 .*:12: Warning: Odd numbered register used as target of multi-register instruction
13 1 # GAS should print a warning when an odd register is used as a target
18 .* Warning: Odd numbered register used as target of multi-register instruction
[all …]
Dserial.l2 .*:6: Error: Unable to mix instructions as specified
3 .*:7: Error: Unable to mix instructions as specified
4 .*:8: Error: Unable to mix instructions as specified
5 .*:9: Error: Unable to mix instructions as specified
15 .* Error: Unable to mix instructions as specified
18 .* Error: Unable to mix instructions as specified
23 .* Error: Unable to mix instructions as specified
28 .* Error: Unable to mix instructions as specified
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/arc/
Dpseudos.s5 brgt r0, r1, @.L1 ; Encode as BRLT<.d> c,b,s9
6 brgt r0, -1, @.L1 ; Encode as BRGE<.d> b,u6+1,s9
7 brgt r0, 0x3F, @.L1 ; Encode as BRLT limm,b,s9
8 brgt r0, -2, @.L1 ; Encode as BRLT limm,b,s9
9 brgt -2, r0, @.L1 ; Encode as BRLT c,limm,s9
10 brgt -2, -1, @.L1 ; Encode as BRGE limm,u6+1,s9
11 brgt -2, 0x3E, @.L1 ; Encode as BRGE limm,u6+1,s9
13 brhi r1, r1, @.L1 ; BRHI<.d> b,c,s9 Encode as BRLO<.d> c,b,s9
14 brhi r1, -1, @.L1 ; BRHI<.d> b,u6,s9 Encode as BRHS<.d> b,u6+1,s9
15 brhi r1, 0x3F, @.L1 ; BRHI b,limm,s9 Encode as BRLO limm,b,s9
[all …]
Dsda-relocs.d1 #as: -mcpu=arc700
15 0x[0-9a-f]+ 1200 360c ld.as r12,\[gp\]
17 0x[0-9a-f]+ 1a00 3398 st.as r14,\[gp\]
31 0x[0-9a-f]+ 1200 3708 ldh.as r8,\[gp\]
33 0x[0-9a-f]+ 1a00 31dc sth.as r7,\[gp\]
35 0x[0-9a-f]+ 1200 3688 ldb.as r8,\[gp\]
37 0x[0-9a-f]+ 1a00 31da stb.as r7,\[gp\]
Dsda-relocs.s16 ld.as r12,[gp,@a@sda]
17 st.as r14,[gp,@a@sda]
28 ldw.as r8,[gp,@a@sda]
29 stw.as r7,[gp,@a@sda]
32 ldb.as r8,[gp,@a@sda]
33 stb.as r7,[gp,@a@sda]
/toolchain/binutils/binutils-2.27/gas/doc/
DMakefile.in102 INFO_DEPS = as.info
105 DVIS = as.dvi
106 PDFS = as.pdf
107 PSS = as.ps
108 HTMLS = as.html
109 TEXINFOS = as.texinfo
312 man_MANS = as.1
313 info_TEXINFOS = as.texinfo
379 MAINTAINERCLEANFILES = asconfig.texi as.info
386 @GENINSRC_NEVER_TRUE@DISTCLEANFILES = as.info
[all …]
Dc-sparc.texi3 @c For copying conditions, see the file as.texinfo.
37 v6), but ``bumps'' the architecture level as needed: it switches to
38 successively higher architectures as it encounters instructions that
45 GAS treats sparclite as being compatible with v8, unless an architecture
48 @c The order here is the same as the order of enum sparc_opcode_arch_val
95 as well as the instructions enabled by @samp{-Av8plusa} and @samp{-Av9a}.
98 as well as the instructions enabled by @samp{-Av8plusb} and @samp{-Av9b}.
101 multiply-add, VIS 3.0, and HPC extension instructions, as well as the
105 instructions, as well as the instructions enabled by @samp{-Av8plusd}
109 multiply-add, and integer multiply-add, as well as the instructions
[all …]
DMakefile.am33 man_MANS = as.1
35 info_TEXINFOS = as.texinfo
124 as.1: $(srcdir)/as.texinfo asconfig.texi $(CPU_DOCS)
126 -$(TEXI2POD) $(MANCONF) < $(srcdir)/as.texinfo > as.pod
127 -($(POD2MAN) as.pod | \
131 rm -f as.pod
133 MAINTAINERCLEANFILES += as.info
139 DISTCLEANFILES = as.info
Dc-bfin.texi3 @c For copying conditions, see the file as.texinfo.
103 end of the current line. If the @samp{#} appears as the first
104 character of a line, the whole line is treated as a comment, but in
113 are combined. Normally a comma separates the different parts, as in
136 Register names are reserved and may not be used as program identifiers.
138 Some operations (such as "Move Register") require a register pair.
143 Some instructions (such as --SP (Push Multiple)) require a group of
161 The register will be referred to as A1 or A0.
163 The registers are designated as A1.W or A0.W.
165 The registers are designated as A1.H, A1.L, A0.H or A0.L.
[all …]
Dc-v850.texi3 @c For copying conditions, see the file as.texinfo.
32 is disabled as it is possible to receive spurious warnings due to using
33 exact bit patterns as immediate constants.
39 option is disabled as it is possible to receive spurious warnings due to
40 using exact bit patterns as immediate constants.
44 Specifies that the assembled code should be marked as being targeted at
50 Specifies that the assembled code should be marked as being targeted at
56 Specifies that the assembled code should be marked as being targeted at
62 Specifies that the assembled code should be marked as being targeted at
73 Specifies that the assembled code should be marked as being targeted at
[all …]
Dc-z80.texi3 @c For copying conditions, see the file as.texinfo.
40 as documented R800-instructions.
51 undocumented instructions as errors.
54 Treat all undocumented z80-instructions as errors.
57 Treat undocumented z80-instructions that do not work on R800 as errors.
64 for the R800 processor, as far as they exist.
72 In expressions a single @samp{=} may be used as ``is equal to''
95 If a @samp{#} appears as the first character of a line then the whole
96 line is treated as a comment, but in this case the line could also be
108 The dollar sign @samp{$} can be used as a prefix for hexadecimal numbers
[all …]
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/arm/
Dthumb-b-bad.s5 b . - 0xfffffe @ gas mis-assembles as a forward branch
8 b . + 0x1000004 @ gas mis-assembles as a backward branch
9 b.w . + 0x2000002 @ gas mis-assembles as a backward branch
11 f: b g @ gas mis-assembles as a backward branch
15 g: b f @ gas mis-assembles as a forward branch
Dvcmp-zero-bad.l2 [^:]*:5: Error: only floating point zero is allowed as immediate value -- `vcmp.f32 s0,#0.01'
4 [^:]*:7: Error: only floating point zero is allowed as immediate value -- `vcmpe.f32 s3,5'
6 [^:]*:10: Error: only floating point zero is allowed as immediate value -- `vcmp.f64 d0,#-1'
8 [^:]*:12: Error: only floating point zero is allowed as immediate value -- `vcmpe.f64 d4,0xf'
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/ia64/
Dreg-err.l3 .*:4: (Error|Warning): Invalid use of `r0' as base update address operand
5 .*:6: (Error|Warning): Invalid use of `r0' as base update address operand
7 .*:8: (Error|Warning): Invalid use of `f0' as output operand
9 .*:10: (Error|Warning): Invalid use of `f0' as output operand
11 .*:12: (Error|Warning): Invalid use of `f0' as output operand
/toolchain/binutils/binutils-2.27/opcodes/
Dmsp430-dis.c203 int ad = 0, as = 0; in msp430_singleoperand() local
212 as = (insn & 0x0030) >> 4; in msp430_singleoperand()
227 if (opcode->bin_opcode == 0x4300 && (ad || as)) in msp430_singleoperand()
231 if ((opcode->bin_opcode & 0xff00) == 0x5300 && as == 3) in msp430_singleoperand()
308 if (as == 0) in msp430_singleoperand()
323 else if (as == 2) in msp430_singleoperand()
327 else if (as == 3) in msp430_singleoperand()
353 else if (as == 1) in msp430_singleoperand()
448 int ad = 0, as = 0; in msp430_doubleoperand() local
457 as = (insn & 0x0030) >> 4; in msp430_doubleoperand()
[all …]
/toolchain/binutils/binutils-2.27/binutils/
Drclex.c249 struct alloc_string *as; in get_string() local
251 as = xmalloc (sizeof *as); in get_string()
252 as->s = xmalloc (len); in get_string()
254 as->next = strings; in get_string()
255 strings = as; in get_string()
257 return as->s; in get_string()
583 struct alloc_string *as; in rcparse_discard_strings() local
585 as = strings; in rcparse_discard_strings()
586 while (as != NULL) in rcparse_discard_strings()
590 free (as->s); in rcparse_discard_strings()
[all …]
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/i386/
Dx86-64-fence-as-lock-add-no.d1 #source: fence-as-lock-add.s
2 #as: -mfence-as-lock-add=no
4 #name: x86-64 fence as lock add = no
Dx86-64-fence-as-lock-add-yes.d1 #source: fence-as-lock-add.s
2 #as: -mfence-as-lock-add=yes
4 #name: x86-64 fence as lock add = yes
Dfence-as-lock-add-no.d1 #source: fence-as-lock-add.s
2 #as: -mfence-as-lock-add=no
4 #name: i386 fence as lock add = no
Dfence-as-lock-add-yes.d1 #source: fence-as-lock-add.s
2 #as: -mfence-as-lock-add=yes
4 #name: i386 fence as lock add = yes
/toolchain/binutils/binutils-2.27/ld/testsuite/config/
Ddefault.exp28 if ![info exists as] then {
29 set as [findfile $base_dir/../gas/as-new $base_dir/../gas/as-new [transform as]]
212 proc ld_assemble { as source object } {
213 default_ld_assemble $as "" $source $object
220 proc ld_assemble_flags { as flags source object } {
221 default_ld_assemble $as $flags $source $object
242 set AS $as
/toolchain/binutils/binutils-2.27/ld/testsuite/ld-elf/
Dframe.exp58 global as
61 if { ![ld_assemble_flags $as $as_opt $srcdir/$subdir/tbss.s tmpdir/tbss.o ]
62 || ![ld_assemble_flags $as $as_opt $srcdir/$subdir/frame.s tmpdir/frame.o] } {
77 if ![ld_assemble_flags $as $as_opt $srcdir/$subdir/table.s tmpdir/table.o ] {
/toolchain/binutils/binutils-2.27/ld/
Daclocal.m48 # with or without modifications, as long as this notice is preserved.
28 # with or without modifications, as long as this notice is preserved.
68 # with or without modifications, as long as this notice is preserved.
78 # therefore $ac_aux_dir as well) can be either absolute or relative,
99 # and then we would define $MISSING as
101 # This will work as long as MISSING is not called from configure, because
124 # with or without modifications, as long as this notice is preserved.
158 # with or without modifications, as long as this notice is preserved.
208 # both Tru64's cc and ICC support -MD to output dependencies as a
233 # We need to recreate these files for each test, as the compiler may
[all …]

12345678910>>...179