Home
last modified time | relevance | path

Searched refs:conditional (Results 1 – 25 of 165) sorted by relevance

1234567

/toolchain/binutils/binutils-2.27/gas/testsuite/gas/arm/
Darmv8-2-fp16-scalar-bad.l6 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
7 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
8 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
9 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
10 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
11 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
12 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
13 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
14 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
15 .*:79: Warning: ARMv8.2 scalar fp16 instruction cannot be conditional, the behaviour is UNPREDICTAB…
[all …]
Dneon-cond-bad.l2 [^:]*:10: Error: instruction cannot be conditional -- `vmoveq q0,q1'
4 [^:]*:12: Error: instruction cannot be conditional -- `vmoveq\.i32 q0,#0'
6 [^:]*:27: Error: instruction cannot be conditional -- `vmuleq\.f32 d0,d1,d2'
8 [^:]*:28: Error: instruction cannot be conditional -- `vmlaeq\.f32 d0,d1,d2'
10 [^:]*:29: Error: instruction cannot be conditional -- `vmlseq\.f32 d0,d1,d2'
12 [^:]*:30: Error: instruction cannot be conditional -- `vaddeq\.f32 d0,d1,d2'
14 [^:]*:31: Error: instruction cannot be conditional -- `vsubeq\.f32 d0,d1,d2'
16 [^:]*:39: Error: instruction cannot be conditional -- `vabseq\.f32 d0,d1'
18 [^:]*:40: Error: instruction cannot be conditional -- `vnegeq\.f32 d0,d1'
20 [^:]*:48: Error: instruction cannot be conditional -- `vcvteq\.s32\.f32 d0,d1'
[all …]
Diwmmxt-bad.l2 [^:]*:1: Error: instruction cannot be conditional -- `wldrwgt wcgr0,\[r1\]'
6 [^:]*:5: Error: instruction cannot be conditional -- `wstrwgt wcgr0,\[r1\]'
Darmv8-a-it-bad.l3 .*:15: IT blocks containing more than one conditional instruction are deprecated in ARMv8
4 .*:20: IT blocks containing more than one conditional instruction are deprecated in ARMv8
6 .*:36: IT blocks containing more than one conditional instruction are deprecated in ARMv8
Dneon-cond-bad-inc.s1 # Check for illegal conditional Neon instructions in ARM mode. The instructions
14 @ Following four *can* be conditional.
Dldsgeh.l2 .*: conditional infixes are deprecated in unified syntax
Dldsgeb.l2 .*: conditional infixes are deprecated in unified syntax
Darm-it-bad-3.l2 [^:]*:4: Error: thumb conditional instruction should be in IT block -- `moveq r1,r8'
Dinsn-error-t.l2 [^:]*:4: Error: thumb conditional instruction should be in IT block -- `movne r1,r9'
Dneon-cond.s1 @ test conditional compilation
Dthumb2_it_search.d1 #name: 32-bit Thumb conditional instructions backward search
Dthumb2_mul-bad.s14 # There is no conditional "muls".
/toolchain/binutils/binutils-2.27/cpu/
Dfrv.cpu1865 (comment "conditional insn")
1994 (df f-cond "conditional arithmetic" () 8 1 UINT #f #f)
3173 (dnop cond "conditional arithmetic" (HASH-PREFIX) h-uint f-cond)
3660 ; Format: conditional INT, Logic, Shift r-r
3662 (define-pmacro (conditional-int-logic name operation op ope comment)
3676 (conditional-int-logic cadd add OP_58 OPE4_0 "conditional add")
3677 (conditional-int-logic csub sub OP_58 OPE4_1 "conditional sub")
3678 (conditional-int-logic cand and OP_5A OPE4_0 "conditional and")
3679 (conditional-int-logic cor or OP_5A OPE4_1 "conditional or")
3680 (conditional-int-logic cxor xor OP_5A OPE4_2 "conditional xor")
[all …]
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/arc/
Dmov.s22 # conditional execution
57 # conditional execution + flag setting
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/sh/
Derr-1.s4 ! is referenced in a conditional or unconditional branch.
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/i386/
Dbundle.s102 # For each of the three flavors of jump (unconditional, conditional,
103 # and conditional with prediction), we test a case that can be relaxed
Dx86-64-bundle.s106 # For each of the three flavors of jump (unconditional, conditional,
107 # and conditional with prediction), we test a case that can be relaxed
/toolchain/binutils/binutils-2.27/ld/testsuite/ld-nios2/
Drelax_section.s1 # relaxing conditional and unconditional jumps -- pc-relative
Drelax_cjmp.s1 # relaxing conditional jumps -- absolute
/toolchain/binutils/binutils-2.27/zlib/
Dconfigure.ac65 # Find CPP now so that any conditional tests below won't do it and
66 # thereby make the resulting definitions conditional.
/toolchain/binutils/binutils-2.27/ld/testsuite/ld-arm/
Dcortex-a8-fix-bcc.s35 @ Trigger Cortex-A8 erratum workaround with conditional branches.
/toolchain/binutils/binutils-2.27/gold/testsuite/
Dsplit_s390_1_z2.s2 # zarch mode, conditional call, no add
Dsplit_s390x_1_z4.s2 # conditional call, alfi.
Dsplit_s390x_1_z3.s2 # conditional call, ahi.
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/mn10300/
Drelax.d2 #name: Relaxation of conditional branches

1234567