Searched refs:Addend0 (Results 1 – 3 of 3) sorted by relevance
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineAddSub.cpp | 146 unsigned drillAddendDownOneStep(FAddend &Addend0, FAddend &Addend1) const;
336 (Value *Val, FAddend &Addend0, FAddend &Addend1) { in drillValueDownOneStep() argument
355 Addend0.set(1, Opnd0); in drillValueDownOneStep()
357 Addend0.set(C0, nullptr); in drillValueDownOneStep()
361 FAddend &Addend = Opnd0 ? Addend1 : Addend0; in drillValueDownOneStep()
374 Addend0.set(APFloat(C0->getValueAPF().getSemantics()), nullptr); in drillValueDownOneStep()
382 Addend0.set(C, V1); in drillValueDownOneStep()
387 Addend0.set(C, V0); in drillValueDownOneStep()
400 (FAddend &Addend0, FAddend &Addend1) const { in drillAddendDownOneStep() argument
404 unsigned BreakNum = FAddend::drillValueDownOneStep(Val, Addend0, Addend1); in drillAddendDownOneStep()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 591 isADDADDMUL(SDValue Op, SDValue &Mul0, SDValue &Mul1, SDValue &Addend0, in isADDADDMUL() argument
617 Addend0 = AddOp.getOperand(0); in isADDADDMUL()
627 Addend0 = AddOp.getOperand(1); in isADDADDMUL()
637 Addend0 = AddOp.getOperand(0); in isADDADDMUL()
1439 SDValue Mul0, Mul1, Addend0, Addend1; in PerformDAGCombine() local
1441 isADDADDMUL(SDValue(N, 0), Mul0, Mul1, Addend0, Addend1, true)) { in PerformDAGCombine()
1444 Mul1, Addend0, Addend1); in PerformDAGCombine()
1454 isADDADDMUL(SDValue(N, 0), Mul0, Mul1, Addend0, Addend1, false) && in PerformDAGCombine()
1457 DAG.MaskedValueIsZero(Addend0, HighMask) && in PerformDAGCombine()
1464 Addend0, DAG.getConstant(0, MVT::i32)); in PerformDAGCombine()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 604 isADDADDMUL(SDValue Op, SDValue &Mul0, SDValue &Mul1, SDValue &Addend0, in isADDADDMUL() argument
630 Addend0 = AddOp.getOperand(0); in isADDADDMUL()
640 Addend0 = AddOp.getOperand(1); in isADDADDMUL()
650 Addend0 = AddOp.getOperand(0); in isADDADDMUL()
1761 SDValue Mul0, Mul1, Addend0, Addend1; in PerformDAGCombine() local
1763 isADDADDMUL(SDValue(N, 0), Mul0, Mul1, Addend0, Addend1, true)) { in PerformDAGCombine()
1766 Mul1, Addend0, Addend1); in PerformDAGCombine()
1776 isADDADDMUL(SDValue(N, 0), Mul0, Mul1, Addend0, Addend1, false) && in PerformDAGCombine()
1779 DAG.MaskedValueIsZero(Addend0, HighMask) && in PerformDAGCombine()
1786 Addend0, DAG.getConstant(0, dl, MVT::i32)); in PerformDAGCombine()
|