Home
last modified time | relevance | path

Searched refs:RAX (Results 1 – 25 of 96) sorted by relevance

1234

/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
Dabi-isel.ll56 ; LINUX-64-PIC: movq src@GOTPCREL(%rip), [[RAX:%r..]]
57 ; LINUX-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
85 ; DARWIN-64-STATIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
86 ; DARWIN-64-STATIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
92 ; DARWIN-64-DYNAMIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
93 ; DARWIN-64-DYNAMIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
99 ; DARWIN-64-PIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
100 ; DARWIN-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
128 ; LINUX-64-PIC: movq xsrc@GOTPCREL(%rip), [[RAX:%r.x]]
129 ; LINUX-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e.x]]
[all …]
D2010-02-12-CoalescerBug-Impdef.ll5 ; After coalescing %RAX with a virtual register, this instruction was rematted:
9 ; This instruction silently defined %RAX, and when rematting removed the
10 ; instruction, the live interval for %RAX was not properly updated. The valno
13 ; The fix is to implicitly define %RAX when coalescing:
15 ; %EAX<def> = MOV32rr %reg1070<kill>, %RAX<imp-def>
/external/llvm/test/CodeGen/X86/
Dabi-isel.ll56 ; LINUX-64-PIC: movq src@GOTPCREL(%rip), [[RAX:%r..]]
57 ; LINUX-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
85 ; DARWIN-64-STATIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
86 ; DARWIN-64-STATIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
92 ; DARWIN-64-DYNAMIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
93 ; DARWIN-64-DYNAMIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
99 ; DARWIN-64-PIC: movq _src@GOTPCREL(%rip), [[RAX:%r..]]
100 ; DARWIN-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e..]]
128 ; LINUX-64-PIC: movq xsrc@GOTPCREL(%rip), [[RAX:%r.x]]
129 ; LINUX-64-PIC-NEXT: movl ([[RAX]]), [[EAX:%e.x]]
[all …]
Dpr22103.ll13 ; CHECK: movq %fs:0, [[RAX:%r..]]
14 ; CHECK-NEXT: addq a@GOTTPOFF(%rip), [[RAX]]
15 ; CHECK-NEXT: callq *[[RAX]]
Dhuge-stack-offset.ll12 ; CHECK-64: movabsq $50000000{{..}}, [[RAX:%r..]]
13 ; CHECK-64-NEXT: addq [[RAX]], %rsp
D2010-02-12-CoalescerBug-Impdef.ll5 ; After coalescing %RAX with a virtual register, this instruction was rematted:
9 ; This instruction silently defined %RAX, and when rematting removed the
10 ; instruction, the live interval for %RAX was not properly updated. The valno
13 ; The fix is to implicitly define %RAX when coalescing:
15 ; %EAX<def> = MOV32rr %reg1070<kill>, %RAX<imp-def>
Dobject-size.ll15 ; CHECK: movq $-1, [[RAX:%r..]]
16 ; CHECK: cmpq $-1, [[RAX]]
/external/llvm/test/MC/X86/
Dintel-syntax.s21 mov RAX, QWORD PTR [RSP]
27 mov EAX, DWORD PTR [RSP + 4*RAX - 24]
67 mov RAX, QWORD PTR FS:[320]
69 mov RAX, QWORD PTR FS:320
71 mov QWORD PTR FS:320, RAX
73 mov QWORD PTR FS:20[rbx], RAX
382 shld [RAX], BX
383 shld [RAX], BX, CL
387 shrd [RAX], BX
388 shrd [RAX], BX, CL
[all …]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/X86/
Dintel-syntax.txt30 # CHECK: xchg RAX, R8
42 # CHECK: add RAX, 0
54 # CHECK: adc RAX, 0
66 # CHECK: cmp RAX, 0
78 # CHECK: test RAX, 0
/external/llvm/lib/Target/X86/
DX86InstrSVM.td35 let Uses = [RAX] in
43 let Uses = [RAX] in
51 let Uses = [RAX] in
59 let Uses = [RAX, ECX] in
DX86InstrArithmetic.td78 // RAX,RDX = RAX*GR64
79 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], hasSideEffects = 0 in
82 [/*(set RAX, RDX, EFLAGS, (X86umul_flag RAX, GR64:$src))*/],
104 // RAX,RDX = RAX*[mem64]
105 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX] in
123 // RAX,RDX = RAX*GR64
124 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX] in
143 // RAX,RDX = RAX*[mem64]
144 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX] in
306 // RDX:RAX/r64 = RAX,RDX
[all …]
DX86InstrExtension.td30 let Defs = [RAX], Uses = [EAX] in
32 "{cltq|cdqe}", [], IIC_CBW>; // RAX = signext(EAX)
34 let Defs = [RAX,RDX], Uses = [RAX] in
36 "{cqto|cqo}", [], IIC_CBW>; // RDX:RAX = signext(RAX)
DX86CallingConv.td41 CCIfType<[i64], CCAssignToReg<[RAX, RDX, RCX]>>,
173 // The X86-Win64 calling convention always returns __m64 values in RAX.
186 CCIfType<[i64], CCAssignToReg<[R15, RBP, RAX, RDX]>>
194 // Return: RAX
195 CCIfType<[i64], CCAssignToReg<[RAX]>>
204 CCIfType<[i64], CCAssignToReg<[RAX, RDX, RCX, R8]>>,
234 RAX, R10, R11, R13, R14, R15]>>
306 // For Swift Calling Convention, pass sret in %RAX.
308 CCIfSRet<CCIfType<[i64], CCAssignToReg<[RAX]>>>>,
375 RAX, R10, R11, R13, R14]>>
[all …]
DX86MCInstLower.cpp262 if (Reg != X86::AL && Reg != X86::AX && Reg != X86::EAX && Reg != X86::RAX) in SimplifyShortImmForm()
289 if (Op0 == X86::RAX && Op1 == X86::EAX) in SimplifyMOVSX()
323 if (Reg != X86::AL && Reg != X86::AX && Reg != X86::EAX && Reg != X86::RAX) in SimplifyShortMoveForm()
495 unsigned ReturnReg = Subtarget.is64Bit() ? X86::RAX : X86::EAX; in Lower()
782 BaseReg = X86::RAX; in EmitNop()
791 IndexReg = X86::RAX; break; in EmitNop()
793 IndexReg = X86::RAX; break; in EmitNop()
796 IndexReg = X86::RAX; break; in EmitNop()
798 IndexReg = X86::RAX; break; in EmitNop()
800 IndexReg = X86::RAX; SegmentReg = X86::CS; break; in EmitNop()
[all …]
DX86InstrSystem.td17 let Defs = [RAX, RDX] in
21 let Defs = [RAX, RCX, RDX] in
444 let Defs = [RAX, RDX], Uses = [ECX] in
537 let Defs = [RAX, RDI], Uses = [RDX, RDI] in
550 let Defs = [RAX, RSI, RDI], Uses = [RAX, RSI, RDI] in {
554 let Defs = [RAX, RDX, RSI], Uses = [RAX, RSI] in
617 let Uses = [RAX, RBX, RCX, RDX], Defs = [RAX, RBX, RCX] in {
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrArithmetic.td65 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in
67 "mul{q}\t$src", // RAX,RDX = RAX*GR64
68 [/*(set RAX, RDX, EFLAGS, (X86umul_flag RAX, GR64:$src))*/]>;
89 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in
91 "mul{q}\t$src", []>; // RAX,RDX = RAX*[mem64]
104 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in
106 // RAX,RDX = RAX*GR64
118 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in
120 "imul{q}\t$src", []>; // RAX,RDX = RAX*[mem64]
253 // RDX:RAX/r64 = RAX,RDX
[all …]
DX86InstrExtension.td30 let Defs = [RAX], Uses = [EAX] in
32 "{cltq|cdqe}", []>; // RAX = signext(EAX)
34 let Defs = [RAX,RDX], Uses = [RAX] in
36 "{cqto|cqo}", []>; // RDX:RAX = signext(RAX)
DX86InstrSystem.td16 let Defs = [RAX, RDX] in
19 let Defs = [RAX, RCX, RDX] in
405 let Defs = [RDX, RAX], Uses = [RCX] in
408 let Uses = [RDX, RAX, RCX] in
411 let Uses = [RDX, RAX] in {
428 let Defs = [RAX, RDI], Uses = [RDX, RDI] in
441 let Defs = [RAX, RSI, RDI], Uses = [RAX, RSI, RDI] in {
445 let Defs = [RAX, RDX, RSI], Uses = [RAX, RSI] in
DX86RegisterInfo.cpp365 X86::RAX, X86::RDX, X86::RBX, X86::R12, in getCalleeSavedRegs()
669 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegister()
681 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegister()
718 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegister()
754 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegister()
790 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegister()
791 return X86::RAX; in getX86SubSuperRegister()
DX86RegisterInfo.td124 def RAX : RegisterWithSubRegs<"rax", [EAX]>, DwarfRegNum<[0, -2, -2]>;
313 (add RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
347 def GR64_ABCD : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RBX)> {
356 def GR64_TC : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RSI, RDI,
363 def GR64_TCW64 : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX,
387 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)> {
395 // to clear upper 32-bits of RAX so is not a NOP.
DX86InstrControl.td215 let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
247 let Defs = [RAX, RCX, RDX, R8, R9, R10, R11,
268 // ___chkstk(Mingw64): clobber R10, R11, RAX and EFLAGS, and update RSP.
269 let Defs = [RAX, R10, R11, RSP, EFLAGS],
280 let Defs = [RAX, RCX, RDX, R8, R9, R10, R11,
/external/strace/linux/x86_64/
Dset_error.c20 return upoke(tcp, 8 * RAX, rval); in arch_set_error()
41 return upoke(tcp, 8 * RAX, rval); in arch_set_success()
Duserent.h11 XLAT(8*RAX),
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86MCTargetDesc.cpp108 X86::SIL, X86::DIL, X86::BPL, X86::SPL, X86::RAX, X86::RBX, in initLLVMToSEHAndCVRegMapping()
293 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegisterOrZero()
305 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegisterOrZero()
342 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegisterOrZero()
378 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegisterOrZero()
414 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX: in getX86SubSuperRegisterOrZero()
415 return X86::RAX; in getX86SubSuperRegisterOrZero()
/external/libunwind/src/x86_64/
Dinit.h49 c->dwarf.loc[RAX] = REG_INIT_LOC(c, rax, RAX); in common_init()

1234