Home
last modified time | relevance | path

Searched refs:BaseReg1 (Results 1 – 8 of 8) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.h131 bool shouldClusterMemOps(MachineInstr &FirstLdSt, unsigned BaseReg1,
DAArch64InstrInfo.cpp2360 unsigned BaseReg1, in shouldClusterMemOps() argument
2364 if (BaseReg1 != BaseReg2) in shouldClusterMemOps()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp376 static bool memOpsHaveSameBasePtr(const MachineInstr &MI1, unsigned BaseReg1, in memOpsHaveSameBasePtr() argument
378 if (BaseReg1 == BaseReg2) in memOpsHaveSameBasePtr()
405 unsigned BaseReg1, in shouldClusterMemOps() argument
409 if (!memOpsHaveSameBasePtr(FirstLdSt, BaseReg1, SecondLdSt, BaseReg2)) in shouldClusterMemOps()
2120 unsigned BaseReg0, BaseReg1; in checkInstOffsetsDoNotOverlap() local
2124 getMemOpBaseRegImmOfs(MIb, BaseReg1, Offset1, &RI)) { in checkInstOffsetsDoNotOverlap()
2132 if (BaseReg0 == BaseReg1 && in checkInstOffsetsDoNotOverlap()
DSIInstrInfo.h167 bool shouldClusterMemOps(MachineInstr &FirstLdSt, unsigned BaseReg1,
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DTargetInstrInfo.h1149 virtual bool shouldClusterMemOps(MachineInstr &FirstLdSt, unsigned BaseReg1, in shouldClusterMemOps() argument
/external/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp1343 unsigned BaseReg0, BaseReg1; in checkInstOffsetsDoNotOverlap() local
1347 getMemOpBaseRegImmOfs(MIb, BaseReg1, Offset1, &RI)) { in checkInstOffsetsDoNotOverlap()
1355 if (BaseReg0 == BaseReg1 && in checkInstOffsetsDoNotOverlap()
/external/llvm/lib/CodeGen/
DMachinePipeliner.cpp1024 unsigned BaseReg1, BaseReg2; in addLoopCarriedDependences() local
1026 if (!TII->getMemOpBaseRegImmOfs(LdMI, BaseReg1, Offset1, TRI) || in addLoopCarriedDependences()
1031 if (BaseReg1 == BaseReg2 && (int)Offset1 < (int)Offset2) { in addLoopCarriedDependences()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DMachinePipeliner.cpp1104 unsigned BaseReg1, BaseReg2; in addLoopCarriedDependences() local
1106 if (TII->getMemOpBaseRegImmOfs(LdMI, BaseReg1, Offset1, TRI) && in addLoopCarriedDependences()
1108 if (BaseReg1 == BaseReg2 && (int)Offset1 < (int)Offset2) { in addLoopCarriedDependences()