Home
last modified time | relevance | path

Searched refs:CIK_UCONFIG_REG_END (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dradv_cs.h101 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_seq()
118 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_idx()
/external/mesa3d/src/gallium/drivers/radeon/
Dr600_cs.h169 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_seq()
185 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_idx()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_cs.h186 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_seq()
202 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END); in radeon_set_uconfig_reg_idx()
Dr600d_common.h34 #define CIK_UCONFIG_REG_END 0x00038000 macro
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_pm4.c66 } else if (reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END) { in si_pm4_set_reg()
/external/mesa3d/src/amd/common/
Dsid.h35 #define CIK_UCONFIG_REG_END 0x00038000 macro