| /external/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 257 X86_INTRINSIC_DATA(avx_max_pd_256, INTR_TYPE_2OP, X86ISD::FMAX, 0),
258 X86_INTRINSIC_DATA(avx_max_ps_256, INTR_TYPE_2OP, X86ISD::FMAX, 0),
784 X86_INTRINSIC_DATA(avx512_mask_max_pd_128, INTR_TYPE_2OP_MASK, X86ISD::FMAX, 0),
785 X86_INTRINSIC_DATA(avx512_mask_max_pd_256, INTR_TYPE_2OP_MASK, X86ISD::FMAX, 0),
786 X86_INTRINSIC_DATA(avx512_mask_max_pd_512, INTR_TYPE_2OP_MASK, X86ISD::FMAX,
788 X86_INTRINSIC_DATA(avx512_mask_max_ps_128, INTR_TYPE_2OP_MASK, X86ISD::FMAX, 0),
789 X86_INTRINSIC_DATA(avx512_mask_max_ps_256, INTR_TYPE_2OP_MASK, X86ISD::FMAX, 0),
790 X86_INTRINSIC_DATA(avx512_mask_max_ps_512, INTR_TYPE_2OP_MASK, X86ISD::FMAX,
793 X86ISD::FMAX, X86ISD::FMAX_RND),
795 X86ISD::FMAX, X86ISD::FMAX_RND),
[all …]
|
| D | X86ISelLowering.h | 244 FMAX, FMIN, enumerator
|
| D | X86InstrFragmentsSIMD.td | 45 def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
47 // Commutative and Associative FMIN and FMAX.
|
| /external/mesa3d/src/gallium/drivers/vc4/ |
| D | vc4_qpu.h | 197 A_ALU2(FMAX)
|
| D | vc4_qpu_emit.c | 261 A(FMAX), in vc4_generate_code_block()
|
| D | vc4_qir.h | 717 QIR_ALU2(FMAX) in QIR_ALU1()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SchedA57.td | 462 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FMAX|FMIN)(NM)?(v2f32)")>;
464 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FMAX|FMIN)(NM)?(v4f32|v2f64)")>;
466 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FMAX|FMIN)(NM)?P(v2f32|v2i32)")>;
468 def : InstRW<[A57Write_9cyc_3V], (instregex "^(FMAX|FMIN)(NM)?P(v4f32|v2f64|v2i64)")>;
470 def : InstRW<[A57Write_10cyc_3V], (instregex "^(FMAX|FMIN)(NM)?Vv")>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64SchedA57.td | 466 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FMAX|FMIN)(NM)?(v2f32)")>;
468 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FMAX|FMIN)(NM)?(v4f32|v2f64)")>;
470 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FMAX|FMIN)(NM)?P(v2f32|v2i32)")>;
472 def : InstRW<[A57Write_9cyc_3V], (instregex "^(FMAX|FMIN)(NM)?P(v4f32|v2f64|v2i64)")>;
474 def : InstRW<[A57Write_10cyc_3V], (instregex "^(FMAX|FMIN)(NM)?Vv")>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 310 X86_INTRINSIC_DATA(avx_max_pd_256, INTR_TYPE_2OP, X86ISD::FMAX, 0),
311 X86_INTRINSIC_DATA(avx_max_ps_256, INTR_TYPE_2OP, X86ISD::FMAX, 0),
943 X86_INTRINSIC_DATA(avx512_max_pd_512, INTR_TYPE_2OP, X86ISD::FMAX, X86ISD::FMAX_RND),
944 X86_INTRINSIC_DATA(avx512_max_ps_512, INTR_TYPE_2OP, X86ISD::FMAX, X86ISD::FMAX_RND),
1154 X86_INTRINSIC_DATA(sse_max_ps, INTR_TYPE_2OP, X86ISD::FMAX, 0),
1179 X86_INTRINSIC_DATA(sse2_max_pd, INTR_TYPE_2OP, X86ISD::FMAX, 0),
|
| D | X86InstrFragmentsSIMD.td | 40 def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
44 // Commutative and Associative FMIN and FMAX.
|
| D | X86ISelLowering.h | 252 FMAX, FMIN, enumerator
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMISelLowering.h | 176 FMAX, enumerator
|
| D | ARMISelLowering.cpp | 916 case ARMISD::FMAX: return "ARMISD::FMAX"; in getTargetNodeName()
7830 Opcode = IsReversed ? ARMISD::FMAX : ARMISD::FMIN; in PerformSELECT_CCCombine()
7852 Opcode = IsReversed ? ARMISD::FMIN : ARMISD::FMAX; in PerformSELECT_CCCombine()
|
| /external/vixl/src/aarch64/ |
| D | constants-aarch64.h | 1402 FMAX = FPDataProcessing2SourceFixed | 0x00004000, enumerator
1403 FMAX_h = FMAX | FP16,
1404 FMAX_s = FMAX,
1405 FMAX_d = FMAX | FP64,
|
| D | disasm-aarch64.cc | 1726 FORMAT(FMAX, "fmax"); in VisitFPDataProcessing2Source()
2735 FORMAT(FMAX, "fmax"); in VisitNEON3SameFP16()
|
| /external/v8/src/arm64/ |
| D | constants-arm64.h | 1204 FMAX = FPDataProcessing2SourceFixed | 0x00004000, enumerator
1205 FMAX_s = FMAX,
1206 FMAX_d = FMAX | FP64,
|
| D | disasm-arm64.cc | 1064 FORMAT(FMAX, "fmax"); in VisitFPDataProcessing2Source()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86ISelLowering.h | 196 FMAX, FMIN, enumerator
|
| D | X86InstrFragmentsSIMD.td | 42 def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
|
| D | X86ISelLowering.cpp | 10664 case X86ISD::FMAX: return "X86ISD::FMAX"; in getTargetNodeName()
12694 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
12706 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
12715 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
12756 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
12768 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
12777 Opcode = X86ISD::FMAX; in PerformSELECTCombine()
|
| /external/mesa3d/src/broadcom/compiler/ |
| D | v3d_compiler.h | 813 VIR_A_ALU2(FMAX) in VIR_A_ALU2()
|
| /external/v8/src/mips/ |
| D | constants-mips.h | 926 FMAX = ((14U << 22) + 27), enumerator
|
| D | disasm-mips.cc | 2529 case FMAX: in DecodeTypeMsa3RF()
|
| /external/v8/src/mips64/ |
| D | constants-mips64.h | 960 FMAX = ((14U << 22) + 27), enumerator
|
| D | disasm-mips64.cc | 2843 case FMAX: in DecodeTypeMsa3RF()
|