Home
last modified time | relevance | path

Searched refs:INTRINSIC_VOID (Results 1 – 25 of 63) sorted by relevance

123

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h156 INTRINSIC_VOID, enumerator
DSelectionDAGNodes.h1087 N->getOpcode() == ISD::INTRINSIC_VOID ||
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h161 INTRINSIC_VOID, enumerator
DSelectionDAGNodes.h484 NodeType == ISD::INTRINSIC_VOID) && ((SubclassData >> 13) & 1);
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h166 INTRINSIC_VOID, enumerator
DSelectionDAGNodes.h648 NodeType == ISD::INTRINSIC_VOID) &&
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Target/GlobalISel/
DSelectionDAGCompat.td81 // ISD::INTRINSIC_VOID can also be handled with G_INTRINSIC_W_SIDE_EFFECTS.
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp117 case ISD::INTRINSIC_VOID: in getOperationName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp140 case ISD::INTRINSIC_VOID: in getOperationName()
DTargetLowering.cpp1668 Op.getOpcode() == ISD::INTRINSIC_VOID) && in computeKnownBitsForTargetNode()
1696 Op.getOpcode() == ISD::INTRINSIC_VOID) && in ComputeNumSignBitsForTargetNode()
1708 Op.getOpcode() == ISD::INTRINSIC_VOID) && in SimplifyDemandedVectorEltsForTargetNode()
/external/llvm/lib/Target/Mips/
DMipsSEISelDAGToDAG.cpp847 case ISD::INTRINSIC_VOID: { in trySelect()
DMipsSEISelLowering.cpp148 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in MipsSETargetLowering()
375 case ISD::INTRINSIC_VOID: return lowerINTRINSIC_VOID(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp474 setOperationAction(ISD::INTRINSIC_VOID, MVT::i8, Custom); in PPCTargetLowering()
475 setOperationAction(ISD::INTRINSIC_VOID, MVT::i16, Custom); in PPCTargetLowering()
476 setOperationAction(ISD::INTRINSIC_VOID, MVT::i32, Custom); in PPCTargetLowering()
477 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in PPCTargetLowering()
1073 setTargetDAGCombine(ISD::INTRINSIC_VOID); in PPCTargetLowering()
9195 StoreChain = DAG.getMemIntrinsicNode(ISD::INTRINSIC_VOID, in LowerEXTRACT_VECTOR_ELT()
9394 StoreChain = DAG.getMemIntrinsicNode(ISD::INTRINSIC_VOID, in LowerVectorStore()
9561 case ISD::INTRINSIC_VOID: in LowerOperation()
10989 if (N->getOpcode() == ISD::INTRINSIC_VOID) { in isConsecutiveLS()
12350 case ISD::INTRINSIC_VOID: { in expandVSXStoreForLE()
[all …]
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp175 setTargetDAGCombine(ISD::INTRINSIC_VOID); in XCoreTargetLowering()
1608 case ISD::INTRINSIC_VOID: in PerformDAGCombine()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp172 setTargetDAGCombine(ISD::INTRINSIC_VOID); in XCoreTargetLowering()
1590 case ISD::INTRINSIC_VOID: in PerformDAGCombine()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSEISelDAGToDAG.cpp902 case ISD::INTRINSIC_VOID: { in trySelect()
DMipsSEISelLowering.cpp215 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in MipsSETargetLowering()
461 case ISD::INTRINSIC_VOID: return lowerINTRINSIC_VOID(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DR600ISelLowering.cpp270 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in R600TargetLowering()
500 case ISD::INTRINSIC_VOID: { in LowerOperation()
DSIISelLowering.cpp217 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in SITargetLowering()
218 setOperationAction(ISD::INTRINSIC_VOID, MVT::v2i16, Custom); in SITargetLowering()
219 setOperationAction(ISD::INTRINSIC_VOID, MVT::v2f16, Custom); in SITargetLowering()
220 setOperationAction(ISD::INTRINSIC_VOID, MVT::v4f16, Custom); in SITargetLowering()
808 Info.opc = ISD::INTRINSIC_VOID; in getTgtMemIntrinsic()
3615 case ISD::INTRINSIC_VOID: return LowerINTRINSIC_VOID(Op, DAG); in LowerOperation()
3950 bool HaveChain = Intr->getOpcode() == ISD::INTRINSIC_VOID || in LowerBRCOND()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp869 setTargetDAGCombine(ISD::INTRINSIC_VOID); in PPCTargetLowering()
7929 StoreChain = DAG.getMemIntrinsicNode(ISD::INTRINSIC_VOID, in LowerEXTRACT_VECTOR_ELT()
8135 StoreChain = DAG.getMemIntrinsicNode(ISD::INTRINSIC_VOID, in LowerVectorStore()
9625 if (N->getOpcode() == ISD::INTRINSIC_VOID) { in isConsecutiveLS()
10518 case ISD::INTRINSIC_VOID: { in expandVSXStoreForLE()
10978 case ISD::INTRINSIC_VOID: { in PerformDAGCombine()
11825 Info.opc = ISD::INTRINSIC_VOID; in getTgtMemIntrinsic()
11860 Info.opc = ISD::INTRINSIC_VOID; in getTgtMemIntrinsic()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp2081 case ISD::INTRINSIC_VOID: in ComputeMaskedBits()
2281 Op.getOpcode() == ISD::INTRINSIC_VOID) { in ComputeNumSignBits()
4073 assert((Opcode == ISD::INTRINSIC_VOID || in getMemIntrinsicNode()
5924 case ISD::INTRINSIC_VOID: in getOperationName()
DTargetLowering.cpp1851 Op.getOpcode() == ISD::INTRINSIC_VOID) && in computeMaskedBitsForTargetNode()
1865 Op.getOpcode() == ISD::INTRINSIC_VOID) && in ComputeNumSignBitsForTargetNode()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1297 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in HexagonTargetLowering()
2827 case ISD::INTRINSIC_VOID: return LowerINTRINSIC_VOID(Op, DAG); in LowerOperation()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp1255 case ISD::INTRINSIC_VOID: return LowerINTRINSIC_VOID(Op, DAG); in LowerOperation()
1402 Res.size() > 1 ? ISD::INTRINSIC_W_CHAIN : ISD::INTRINSIC_VOID, DL, in LowerBRCOND()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1799 setOperationAction(ISD::INTRINSIC_VOID, MVT::Other, Custom); in HexagonTargetLowering()
2799 case ISD::INTRINSIC_VOID: return LowerINTRINSIC_VOID(Op, DAG); in LowerOperation()

123