/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | UnreachableBlockElim.cpp | 201 unsigned InputReg = Input.getReg(); in runOnMachineFunction() local 206 if (InputReg != OutputReg) { in runOnMachineFunction() 210 MRI.constrainRegClass(InputReg, MRI.getRegClass(OutputReg)) && in runOnMachineFunction() 212 MRI.replaceRegWith(OutputReg, InputReg); in runOnMachineFunction() 221 .addReg(InputReg, getRegState(Input), InputSub); in runOnMachineFunction()
|
D | TargetInstrInfo.cpp | 1182 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregInputs() 1187 return getExtractSubregLikeInputs(MI, DefIdx, InputReg); in getExtractSubregInputs() 1199 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs() 1200 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs() 1201 InputReg.SubIdx = (unsigned)MOSubIdx.getImm(); in getExtractSubregInputs()
|
/external/llvm/lib/Target/X86/ |
D | X86FastISel.cpp | 2363 unsigned InputReg = getRegForValue(I->getOperand(0)); in X86SelectTrunc() local 2364 if (!InputReg) in X86SelectTrunc() 2370 updateValueMap(I, InputReg); in X86SelectTrunc() 2382 TII.get(TargetOpcode::COPY), CopyReg).addReg(InputReg); in X86SelectTrunc() 2383 InputReg = CopyReg; in X86SelectTrunc() 2389 InputReg, KillInputReg, in X86SelectTrunc() 2447 unsigned InputReg = getRegForValue(Op); in fastLowerIntrinsicCall() local 2448 if (InputReg == 0) in fastLowerIntrinsicCall() 2471 InputReg = fastEmitInst_ri(X86::VCVTPS2PHrr, RC, InputReg, false, 4); in fastLowerIntrinsicCall() 2477 .addReg(InputReg, RegState::Kill); in fastLowerIntrinsicCall() [all …]
|
/external/llvm/lib/CodeGen/ |
D | TargetInstrInfo.cpp | 1150 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregInputs() 1155 return getExtractSubregLikeInputs(MI, DefIdx, InputReg); in getExtractSubregInputs() 1165 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs() 1166 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs() 1167 InputReg.SubIdx = (unsigned)MOSubIdx.getImm(); in getExtractSubregInputs()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86FastISel.cpp | 2554 unsigned InputReg = getRegForValue(I->getOperand(0)); in X86SelectTrunc() local 2555 if (!InputReg) in X86SelectTrunc() 2561 updateValueMap(I, InputReg); in X86SelectTrunc() 2567 InputReg, false, in X86SelectTrunc() 2625 unsigned InputReg = getRegForValue(Op); in fastLowerIntrinsicCall() local 2626 if (InputReg == 0) in fastLowerIntrinsicCall() 2649 InputReg = fastEmitInst_ri(X86::VCVTPS2PHrr, RC, InputReg, false, 4); in fastLowerIntrinsicCall() 2655 .addReg(InputReg, RegState::Kill); in fastLowerIntrinsicCall() 2663 InputReg = fastEmit_r(MVT::i16, MVT::i32, ISD::SIGN_EXTEND, InputReg, in fastLowerIntrinsicCall() 2667 InputReg = fastEmit_r(MVT::i32, MVT::v4i32, ISD::SCALAR_TO_VECTOR, in fastLowerIntrinsicCall() [all …]
|
/external/llvm/include/llvm/Target/ |
D | TargetInstrInfo.h | 410 RegSubRegPairAndIdx &InputReg) const; 949 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregLikeInputs() argument
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86FastISel.cpp | 1284 unsigned InputReg = getRegForValue(I->getOperand(0)); in X86SelectTrunc() local 1285 if (!InputReg) in X86SelectTrunc() 1291 UpdateValueMap(I, InputReg); in X86SelectTrunc() 1302 CopyReg).addReg(InputReg); in X86SelectTrunc() 1303 InputReg = CopyReg; in X86SelectTrunc() 1308 InputReg, /*Kill=*/true, in X86SelectTrunc()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | TargetInstrInfo.h | 483 RegSubRegPairAndIdx &InputReg) const; 1043 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregLikeInputs() argument
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | FastISel.cpp | 681 unsigned InputReg = getRegForValue(I->getOperand(0)); in SelectCast() local 682 if (!InputReg) in SelectCast() 691 InputReg, InputRegIsKill); in SelectCast()
|
/external/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.h | 69 RegSubRegPairAndIdx &InputReg) const override;
|
D | ARMBaseInstrInfo.cpp | 4622 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregLikeInputs() 4633 InputReg.Reg = MOReg.getReg(); in getExtractSubregLikeInputs() 4634 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregLikeInputs() 4635 InputReg.SubIdx = DefIdx == 0 ? ARM::ssub_0 : ARM::ssub_1; in getExtractSubregLikeInputs()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.h | 74 RegSubRegPairAndIdx &InputReg) const override;
|
D | ARMBaseInstrInfo.cpp | 5019 RegSubRegPairAndIdx &InputReg) const { in getExtractSubregLikeInputs() 5032 InputReg.Reg = MOReg.getReg(); in getExtractSubregLikeInputs() 5033 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregLikeInputs() 5034 InputReg.SubIdx = DefIdx == 0 ? ARM::ssub_0 : ARM::ssub_1; in getExtractSubregLikeInputs()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | FastISel.cpp | 1262 unsigned InputReg = getRegForValue(I->getOperand(0)); in selectCast() local 1263 if (!InputReg) in selectCast() 1270 Opcode, InputReg, InputRegIsKill); in selectCast()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | FastISel.cpp | 1480 unsigned InputReg = getRegForValue(I->getOperand(0)); in selectCast() local 1481 if (!InputReg) in selectCast() 1488 Opcode, InputReg, InputRegIsKill); in selectCast()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SIISelLowering.cpp | 2286 SDValue InputReg; in passSpecialInputs() local 2289 InputReg = loadInputValue(DAG, ArgRC, ArgVT, DL, *IncomingArg); in passSpecialInputs() 2294 InputReg = getImplicitArgPtr(DAG, DL); in passSpecialInputs() 2298 RegsToPass.emplace_back(OutgoingArg->getRegister(), InputReg); in passSpecialInputs() 2301 InputReg, in passSpecialInputs() 3316 unsigned InputReg = MI.getOperand(0).getReg(); in EmitInstrWithCustomInserter() local 3323 I->getOperand(0).getReg() != InputReg) in EmitInstrWithCustomInserter() 3340 .addReg(InputReg) in EmitInstrWithCustomInserter()
|