Home
last modified time | relevance | path

Searched refs:IsSignallingNaN (Results 1 – 8 of 8) sorted by relevance

/external/v8/src/arm64/
Dutils-arm64.h75 inline bool IsSignallingNaN(double num) { in IsSignallingNaN() function
84 inline bool IsSignallingNaN(float num) { in IsSignallingNaN() function
92 inline bool IsSignallingNaN(float16 num) { in IsSignallingNaN() function
99 return std::isnan(num) && !IsSignallingNaN(num); in IsQuietNaN()
Dsimulator-arm64.h2308 if (IsSignallingNaN(op1)) { in FPProcessNaNs()
2310 } else if (IsSignallingNaN(op2)) { in FPProcessNaNs()
2325 if (IsSignallingNaN(op1)) { in FPProcessNaNs3()
2327 } else if (IsSignallingNaN(op2)) { in FPProcessNaNs3()
2329 } else if (IsSignallingNaN(op3)) { in FPProcessNaNs3()
Dsimulator-logic-arm64.cc95 if (IsSignallingNaN(value)) { in FPToDouble()
164 if (IsSignallingNaN(value)) { in FPToFloat()
209 if (IsSignallingNaN(value)) { in FPToFloat16()
257 if (IsSignallingNaN(value)) { in FPToFloat16()
300 if (IsSignallingNaN(value)) { in FPToFloat()
/external/vixl/src/
Dutils-vixl.cc300 if (IsSignallingNaN(value)) { in FPToFloat()
345 if (IsSignallingNaN(value)) { in FPToFloat()
408 if (IsSignallingNaN(value)) { in FPToDouble()
462 if (IsSignallingNaN(value)) { in FPToFloat16()
517 if (IsSignallingNaN(value)) { in FPToFloat16()
Dutils-vixl.h384 inline bool IsSignallingNaN(double num) { in IsSignallingNaN() function
394 inline bool IsSignallingNaN(float num) { in IsSignallingNaN() function
404 inline bool IsSignallingNaN(Float16 num) { in IsSignallingNaN() function
412 return IsNaN(num) && !IsSignallingNaN(num); in IsQuietNaN()
/external/vixl/src/aarch64/
Dsimulator-aarch64.h3184 if (IsSignallingNaN(op)) {
3192 if (IsSignallingNaN(op1)) {
3194 } else if (IsSignallingNaN(op2)) {
3209 if (IsSignallingNaN(op1)) {
3211 } else if (IsSignallingNaN(op2)) {
3213 } else if (IsSignallingNaN(op3)) {
Dsimulator-aarch64.cc132 VIXL_ASSERT(IsSignallingNaN(RawbitsToDouble(nan_bits[0] & kDRegMask))); in ResetState()
133 VIXL_ASSERT(IsSignallingNaN(RawbitsToFloat(nan_bits[0] & kSRegMask))); in ResetState()
467 if (IsSignallingNaN(val0) || IsSignallingNaN(val1) || in FPCompare()
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc11183 VIXL_ASSERT(IsSignallingNaN(s1)); in TEST()
11184 VIXL_ASSERT(IsSignallingNaN(s2)); in TEST()
11185 VIXL_ASSERT(IsSignallingNaN(sa)); in TEST()
11281 VIXL_ASSERT(IsSignallingNaN(s1)); in TEST()
11282 VIXL_ASSERT(IsSignallingNaN(s2)); in TEST()
11283 VIXL_ASSERT(IsSignallingNaN(sa)); in TEST()
11508 if (IsSignallingNaN(n)) { in MinMaxHelper()
11511 } else if (IsSignallingNaN(m)) { in MinMaxHelper()
11659 VIXL_ASSERT(IsSignallingNaN(snan)); in TEST()
11763 VIXL_ASSERT(IsSignallingNaN(snan)); in TEST()
[all …]