Home
last modified time | relevance | path

Searched refs:LDRXpost (Results 1 – 25 of 28) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Dmachine-outliner-regsave.mir75 # CHECK-DAG: early-clobber $sp, $lr = LDRXpost $sp, 16
78 # CHECK-DAG: early-clobber $sp, $lr = LDRXpost $sp, 16
81 # CHECK-NEXT: early-clobber $sp, $lr = LDRXpost $sp, 16
Dmachine-outliner-calls.mir65 # CHECK-NEXT: early-clobber $sp, $lr = LDRXpost $sp, 16
Darm64-ldst-unscaled-pre-post.mir48 # CHECK: $x1 = LDRXpost $x0, -4
Dldst-miflags.mir96 ; CHECK: = frame-setup frame-destroy LDRXpost
Dreverse-csr-restore-seq.mir104 ; AFTERLDSTOPT-NEXT: early-clobber $sp, $x21 = frame-destroy LDRXpost $sp, 32
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64FalkorHWPFFix.cpp591 case AArch64::LDRXpost: in getLoadInfo()
DAArch64InstrInfo.cpp5462 MachineInstr *LDRXpost = BuildMI(MF, DebugLoc(), get(AArch64::LDRXpost)) in buildOutlinedFrame() local
5467 Et = MBB.insert(Et, LDRXpost); in buildOutlinedFrame()
5541 Restore = BuildMI(MF, DebugLoc(), get(AArch64::LDRXpost)) in insertOutlinedCall()
DAArch64FrameLowering.cpp451 NewOpc = AArch64::LDRXpost; in convertCalleeSaveRestoreToSPPrePostIncDec()
DAArch64LoadStoreOptimizer.cpp497 return AArch64::LDRXpost; in getPostIndexedOpcode()
DAArch64SchedThunderX2T99.td727 def : InstRW<[THX2T99Write_5Cyc_LS01_I012, WriteI], (instrs LDRXpost)>;
765 def : InstRW<[THX2T99Write_5Cyc_LS01_I012_I012, WriteI], (instrs LDRXpost)>;
DAArch64ISelDAGToDAG.cpp1114 Opcode = IsPre ? AArch64::LDRXpre : AArch64::LDRXpost; in tryIndexedLoad()
DAArch64InstrInfo.td2150 def LDRXpost : LoadPostIdx<0b11, 0, 0b01, GPR64z, "ldr">;
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp937 case AArch64::LDRXpost: in DecodeSignedLdStInstruction()
1022 case AArch64::LDRXpost: in DecodeSignedLdStInstruction()
/external/llvm/lib/Target/AArch64/
DAArch64FrameLowering.cpp349 NewOpc = AArch64::LDRXpost; in convertCalleeSaveRestoreToSPPrePostIncDec()
DAArch64LoadStoreOptimizer.cpp537 return AArch64::LDRXpost; in getPostIndexedOpcode()
DAArch64ISelDAGToDAG.cpp1057 Opcode = IsPre ? AArch64::LDRXpre : AArch64::LDRXpost; in tryIndexedLoad()
DAArch64InstrInfo.td1943 def LDRXpost : LoadPostIdx<0b11, 0, 0b01, GPR64, "ldr">;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp1122 case AArch64::LDRXpost: in DecodeSignedLdStInstruction()
1215 case AArch64::LDRXpost: in DecodeSignedLdStInstruction()
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp3527 case AArch64::LDRXpost: { in validateInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp3901 case AArch64::LDRXpost: { in validateInstruction()
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenMCCodeEmitter.inc2351 UINT64_C(4164944896), // LDRXpost
10021 case AArch64::LDRXpost:
14403 0, // LDRXpost = 2338
DAArch64GenAsmWriter1.inc4099 742582611U, // LDRXpost
8618 28U, // LDRXpost
DAArch64GenAsmWriter.inc3150 374960359U, // LDRXpost
7669 28U, // LDRXpost
/external/capstone/arch/AArch64/
DAArch64GenAsmWriter.inc1052 1150584728U, // LDRXpost
3444 4U, // LDRXpost
DAArch64GenDisassemblerTables.inc7814 /* 32875 */ MCD_OPC_Decode, 139, 8, 226, 1, // Opcode: LDRXpost

12