/external/protobuf/ |
D | CONTRIBUTORS.txt | 97 William Orr <will@worrbase.com>
|
/external/vixl/test/aarch32/ |
D | test-disasm-a32.cc | 1501 COMPARE_BOTH(Orr(r0, r1, 0xffffffff), "mvn r0, #0\n"); in TEST() 1502 COMPARE_BOTH(Orr(r0, r0, 0), ""); in TEST() 1512 COMPARE_T32(Orr(r0, r1, 0x00ffffff), "orn r0, r1, #0xff000000\n"); in TEST() 3530 COMPARE_T32(Orr(eq, r0, r0, r1), in TEST() 3534 COMPARE_T32(Orr(eq, r0, r1, r2), in TEST() 4160 CHECK_T32_16(Orr(DontCare, r7, r7, r6), "orrs r7, r6\n"); in TEST() 4162 CHECK_T32_16_IT_BLOCK(Orr(DontCare, eq, r7, r7, r6), in TEST() 4244 COMPARE_BOTH(Orr(r0, r0, r0), ""); in TEST() 4245 COMPARE_BOTH(Orr(DontCare, r0, r0, r0), ""); in TEST()
|
D | test-simulator-cond-rd-rn-rm-sel-a32.cc | 453 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 465 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-sel-t32.cc | 453 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 465 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-q-a32.cc | 460 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 472 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-q-t32.cc | 460 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 472 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-ge-t32.cc | 476 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 488 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-ge-a32.cc | 476 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local 488 __ Orr(q_bit, q_bit, saved_nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 126 M(Orr) \ 1158 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 128 M(Orr) \ 1158 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-operand-const-a32.cc | 522 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-operand-imm16-t32.cc | 475 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-const-a32.cc | 126 M(Orr) \ 1157 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 126 M(Orr) \ 1477 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 128 M(Orr) \ 1477 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-const-t32.cc | 128 M(Orr) \ 1181 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-operand-const-t32.cc | 637 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-t32.cc | 128 M(Orr) \ 1487 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc | 126 M(Orr) \ 1487 __ Orr(nzcv_bits, nzcv_bits, saved_q_bit); in TestHelper() local
|
/external/v8/src/arm64/ |
D | macro-assembler-arm64-inl.h | 62 void TurboAssembler::Orr(const Register& rd, const Register& rn, in Orr() function 1110 Orr(tmp, value1, value2); in JumpIfBothSmi() 1150 Orr(tagged_obj, obj, kHeapObjectTag); in ObjectTag()
|
/external/v8/src/regexp/arm64/ |
D | regexp-macro-assembler-arm64.cc | 335 __ Orr(w10, w10, 0x20); // Convert capture character to lower-case. in CheckNotBackReferenceIgnoreCase() local 336 __ Orr(w11, w11, 0x20); // Also convert input character. in CheckNotBackReferenceIgnoreCase() local 802 __ Orr(twice_non_position_value(), string_start_minus_one().X(), in GetCode() local
|
/external/vixl/test/aarch64/ |
D | test-assembler-aarch64.cc | 384 __ Orr(w10, w0, 0xffffff1); in TEST() local 398 __ Orr(sp, x0, 0x1f7de); in TEST() local 449 __ Orr(sp, xzr, 0x1fff); in TEST() local 453 __ Orr(wsp, wzr, 0xfffffff8); in TEST() local 457 __ Orr(sp, xzr, 0xfffffff8); in TEST() local 766 __ Orr(x2, x0, Operand(x1)); in TEST() local 767 __ Orr(w3, w0, Operand(w1, LSL, 28)); in TEST() local 768 __ Orr(x4, x0, Operand(x1, LSL, 32)); in TEST() local 769 __ Orr(x5, x0, Operand(x1, LSR, 4)); in TEST() local 770 __ Orr(w6, w0, Operand(w1, ASR, 4)); in TEST() local [all …]
|
/external/v8/src/wasm/baseline/arm64/ |
D | liftoff-assembler-arm64.h | 404 I32_BINOP(i32_or, Orr) in I32_BINOP() 413 I64_BINOP(i64_or, Orr) in I32_BINOP()
|
/external/python/cpython2/Misc/ |
D | ACKS | 1045 Douglas Orr 1046 William Orr 1047 Michele Orrù
|
/external/python/cpython3/Misc/ |
D | ACKS | 1175 Douglas Orr 1176 William Orr 1177 Michele Orrù
|