/external/swiftshader/third_party/llvm-7.0/llvm/lib/FuzzMutate/ |
D | IRMutator.cpp | 40 auto RS = makeSampler<Function *>(IB.Rand); in mutate() local 43 RS.sample(&F, /*Weight=*/1); in mutate() 44 mutate(*RS.getSelection(), IB); in mutate() 62 auto RS = makeSampler<IRMutationStrategy *>(IB.Rand); in mutateModule() local 64 RS.sample(Strategy.get(), in mutateModule() 65 Strategy->getWeight(CurSize, MaxSize, RS.totalWeight())); in mutateModule() 66 auto Strategy = RS.getSelection(); in mutateModule() 100 auto RS = makeSampler(IB.Rand, make_filter_range(Operations, OpMatchesPred)); in chooseOperation() local 101 if (RS.isEmpty()) in chooseOperation() 103 return *RS; in chooseOperation() [all …]
|
D | RandomIRBuilder.cpp | 34 auto RS = makeSampler(Rand, make_filter_range(Insts, MatchesPred)); in findOrCreateSource() local 36 RS.sample(nullptr, /*Weight=*/1); in findOrCreateSource() 37 if (Instruction *Src = RS.getSelection()) in findOrCreateSource() 45 auto RS = makeSampler<Value *>(Rand); in newSource() local 46 RS.sample(Pred.generate(Srcs, KnownTypes)); in newSource() 61 RS.sample(NewLoad, RS.totalWeight()); in newSource() 66 assert(!RS.isEmpty() && "Failed to generate sources"); in newSource() 67 return RS.getSelection(); in newSource() 97 auto RS = makeSampler<Use *>(Rand); in connectToSink() local 106 RS.sample(&U, 1); in connectToSink() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
D | PPCJITInfo.cpp | 27 #define BUILD_ADDIS(RD,RS,IMM16) \ argument 28 ((15 << 26) | ((RD) << 21) | ((RS) << 16) | ((IMM16) & 65535)) 29 #define BUILD_ORI(RD,RS,UIMM16) \ argument 30 ((24 << 26) | ((RS) << 21) | ((RD) << 16) | ((UIMM16) & 65535)) 31 #define BUILD_ORIS(RD,RS,UIMM16) \ argument 32 ((25 << 26) | ((RS) << 21) | ((RD) << 16) | ((UIMM16) & 65535)) 33 #define BUILD_RLDICR(RD,RS,SH,ME) \ argument 34 ((30 << 26) | ((RS) << 21) | ((RD) << 16) | (((SH) & 31) << 11) | \ 36 #define BUILD_MTSPR(RS,SPR) \ argument 37 ((31 << 26) | ((RS) << 21) | ((SPR) << 16) | (467 << 1)) [all …]
|
D | PPCRegisterInfo.h | 54 int SPAdj, RegScavenger *RS) const; 56 int SPAdj, RegScavenger *RS) const; 58 int SPAdj, RegScavenger *RS = NULL) const;
|
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/ |
D | DispatchStage.cpp | 70 void DispatchStage::updateRAWDependencies(ReadState &RS, in updateRAWDependencies() argument 74 collectWrites(DependentWrites, RS.getRegisterID()); in updateRAWDependencies() 75 RS.setDependentWrites(DependentWrites.size()); in updateRAWDependencies() 79 const ReadDescriptor &RD = RS.getDescriptor(); in updateRAWDependencies() 86 WS.addUser(&RS, ReadAdvance); in updateRAWDependencies() 111 for (std::unique_ptr<ReadState> &RS : IS.getUses()) in dispatch() 112 if (RS->isImplicitRead() || !IsDependencyBreaking) in dispatch() 113 updateRAWDependencies(*RS, STI); in dispatch()
|
D | Scheduler.cpp | 64 ResourceState &RS = *Resources[ResourceID]; in selectPipe() local 65 uint64_t SubResourceID = RS.selectNextInSequence(); in selectPipe() 66 if (RS.isAResourceGroup()) in selectPipe() 87 ResourceState &RS = *Resources[RR.first]; in use() local 88 RS.markSubResourceAsUsed(RR.second); in use() 91 if (RS.isReady()) in use() 108 ResourceState &RS = *Resources[RR.first]; in release() local 109 bool WasFullyUsed = !RS.isReady(); in release() 110 RS.releaseSubResource(RR.second); in release() 193 const ResourceState &RS = *Resources[Pipe.first]; in issueInstruction() local [all …]
|
/external/llvm/lib/CodeGen/ |
D | PrologEpilogInserter.cpp | 51 static void doSpillCalleeSavedRegs(MachineFunction &MF, RegScavenger *RS, 57 static void doScavengeFrameVirtualRegs(MachineFunction &MF, RegScavenger *RS); 93 std::function<void(MachineFunction &MF, RegScavenger *RS, 98 std::function<void(MachineFunction &MF, RegScavenger *RS)> 103 RegScavenger *RS; member in __anond6577c750111::PEI 177 RS = TRI->requiresRegisterScavenging(Fn) ? new RegScavenger() : nullptr; in runOnMachineFunction() 190 SpillCalleeSavedRegisters(Fn, RS, MinCSFrameIndex, MaxCSFrameIndex, in runOnMachineFunction() 195 TFI->processFunctionBeforeFrameFinalized(Fn, RS); in runOnMachineFunction() 217 ScavengeFrameVirtualRegs(Fn, RS); in runOnMachineFunction() 231 delete RS; in runOnMachineFunction() [all …]
|
D | ShrinkWrap.cpp | 135 bool useOrDefCSROrFI(const MachineInstr &MI, RegScavenger *RS) const; 137 const SetOfRegs &getCurrentCSRs(RegScavenger *RS) const { in getCurrentCSRs() 143 TFI->determineCalleeSaves(*MachineFunc, SavedRegs, RS); in getCurrentCSRs() 157 void updateSaveRestorePoints(MachineBasicBlock &MBB, RegScavenger *RS); 224 RegScavenger *RS) const { in INITIALIZE_PASS_DEPENDENCY() 241 for (unsigned Reg : getCurrentCSRs(RS)) { in INITIALIZE_PASS_DEPENDENCY() 273 RegScavenger *RS) { in updateSaveRestorePoints() argument 294 if (!useOrDefCSROrFI(Terminator, RS)) in updateSaveRestorePoints() 443 std::unique_ptr<RegScavenger> RS( in runOnMachineFunction() local 456 if (!useOrDefCSROrFI(MI, RS.get())) in runOnMachineFunction() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/XCore/ |
D | XCoreRegisterInfo.cpp | 96 int Offset, RegScavenger *RS ) { in InsertFPConstInst() argument 97 assert(RS && "requiresRegisterScavenging failed"); in InsertFPConstInst() 101 unsigned ScratchOffset = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertFPConstInst() 102 RS->setRegUsed(ScratchOffset); in InsertFPConstInst() 164 unsigned Reg, int Offset, RegScavenger *RS ) { in InsertSPConstInst() argument 165 assert(RS && "requiresRegisterScavenging failed"); in InsertSPConstInst() 173 ScratchBase = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertSPConstInst() 174 RS->setRegUsed(ScratchBase); in InsertSPConstInst() 178 unsigned ScratchOffset = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertSPConstInst() 179 RS->setRegUsed(ScratchOffset); in InsertSPConstInst() [all …]
|
/external/llvm/lib/Target/XCore/ |
D | XCoreRegisterInfo.cpp | 96 int Offset, RegScavenger *RS ) { in InsertFPConstInst() argument 97 assert(RS && "requiresRegisterScavenging failed"); in InsertFPConstInst() 101 unsigned ScratchOffset = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertFPConstInst() 102 RS->setRegUsed(ScratchOffset); in InsertFPConstInst() 164 unsigned Reg, int Offset, RegScavenger *RS ) { in InsertSPConstInst() argument 165 assert(RS && "requiresRegisterScavenging failed"); in InsertSPConstInst() 173 ScratchBase = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertSPConstInst() 174 RS->setRegUsed(ScratchBase); in InsertSPConstInst() 178 unsigned ScratchOffset = RS->scavengeRegister(&XCore::GRRegsRegClass, II, 0); in InsertSPConstInst() 179 RS->setRegUsed(ScratchOffset); in InsertSPConstInst() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | ShrinkWrap.cpp | 163 bool useOrDefCSROrFI(const MachineInstr &MI, RegScavenger *RS) const; 165 const SetOfRegs &getCurrentCSRs(RegScavenger *RS) const { in getCurrentCSRs() 171 TFI->determineCalleeSaves(*MachineFunc, SavedRegs, RS); in getCurrentCSRs() 185 void updateSaveRestorePoints(MachineBasicBlock &MBB, RegScavenger *RS); 261 RegScavenger *RS) const { in INITIALIZE_PASS_DEPENDENCY() 287 for (unsigned Reg : getCurrentCSRs(RS)) { in INITIALIZE_PASS_DEPENDENCY() 320 RegScavenger *RS) { in updateSaveRestorePoints() argument 347 if (!useOrDefCSROrFI(Terminator, RS)) in updateSaveRestorePoints() 477 std::unique_ptr<RegScavenger> RS( in runOnMachineFunction() local 497 updateSaveRestorePoints(MBB, RS.get()); in runOnMachineFunction() [all …]
|
D | PrologEpilogInserter.cpp | 95 RegScavenger *RS; member in __anon4e87d6ad0111::PEI 175 RS = TRI->requiresRegisterScavenging(MF) ? new RegScavenger() : nullptr; in runOnMachineFunction() 177 FrameIndexEliminationScavenging = (RS && !FrameIndexVirtualScavenging) || in runOnMachineFunction() 196 TFI->processFunctionBeforeFrameFinalized(MF, RS); in runOnMachineFunction() 218 scavengeFrameVirtualRegs(MF, *RS); in runOnMachineFunction() 234 delete RS; in runOnMachineFunction() 522 TFI->determineCalleeSaves(MF, SavedRegs, RS); in spillCalleeSavedRegs() 778 if (RS && EarlyScavengingSlots) { in calculateFrameObjectOffsets() 780 RS->getScavengingFrameIndices(SFIs); in calculateFrameObjectOffsets() 835 if (RS && RS->isScavengingFrameIndex((int)i)) in calculateFrameObjectOffsets() [all …]
|
D | RegisterScavenging.cpp | 616 static unsigned scavengeVReg(MachineRegisterInfo &MRI, RegScavenger &RS, in scavengeVReg() argument 660 unsigned SReg = RS.scavengeRegisterBackwards(RC, DefMI.getIterator(), in scavengeVReg() 671 RegScavenger &RS, in scavengeFrameVirtualRegsInBlock() argument 674 RS.enterBasicBlockEnd(MBB); in scavengeFrameVirtualRegsInBlock() 681 RS.backward(I); in scavengeFrameVirtualRegsInBlock() 700 unsigned SReg = scavengeVReg(MRI, RS, Reg, true); in scavengeFrameVirtualRegsInBlock() 702 RS.setRegUsed(SReg); in scavengeFrameVirtualRegsInBlock() 726 unsigned SReg = scavengeVReg(MRI, RS, Reg, false); in scavengeFrameVirtualRegsInBlock() 744 void llvm::scavengeFrameVirtualRegs(MachineFunction &MF, RegScavenger &RS) { in scavengeFrameVirtualRegs() argument 760 bool Again = scavengeFrameVirtualRegsInBlock(MRI, RS, MBB); in scavengeFrameVirtualRegs() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/FuzzMutate/ |
D | Random.h | 77 ReservoirSampler<ElT, GenT> RS(RandGen); in makeSampler() 78 RS.sample(Items); in makeSampler() 79 return RS; in makeSampler() 85 ReservoirSampler<T, GenT> RS(RandGen); in makeSampler() 86 RS.sample(Item, Weight); in makeSampler() 87 return RS; in makeSampler()
|
/external/llvm/include/llvm/CodeGen/ |
D | RegAllocPBQP.h | 195 : RS(Unprocessed), NumOpts(0), DeniedOpts(0), OptUnsafeEdges(nullptr), in NodeMetadata() 205 : RS(Other.RS), NumOpts(Other.NumOpts), DeniedOpts(Other.DeniedOpts), in NodeMetadata() 221 : RS(Other.RS), NumOpts(Other.NumOpts), DeniedOpts(Other.DeniedOpts), in NodeMetadata() 232 RS = Other.RS; 249 RS = Other.RS; 274 ReductionState getReductionState() const { return RS; } in getReductionState() 275 void setReductionState(ReductionState RS) { in setReductionState() argument 276 assert(RS >= this->RS && "A node's reduction state can not be downgraded"); in setReductionState() 277 this->RS = RS; in setReductionState() 282 if (RS == ConservativelyAllocatable) in setReductionState() [all …]
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
D | PrologEpilogInserter.cpp | 74 RS = TRI->requiresRegisterScavenging(Fn) ? new RegScavenger() : NULL; in runOnMachineFunction() 84 TFI->processFunctionBeforeCalleeSavedScan(Fn, RS); in runOnMachineFunction() 128 delete RS; in runOnMachineFunction() 566 if (RS && TFI.hasFP(Fn) && RegInfo->useFPForScavengingIndex(Fn) && in calculateFrameObjectOffsets() 568 int SFI = RS->getScavengingFrameIndex(); in calculateFrameObjectOffsets() 613 if (RS && (int)i == RS->getScavengingFrameIndex()) in calculateFrameObjectOffsets() 635 if (RS && (int)i == RS->getScavengingFrameIndex()) in calculateFrameObjectOffsets() 649 if (RS && (!TFI.hasFP(Fn) || RegInfo->needsStackRealignment(Fn) || in calculateFrameObjectOffsets() 651 int SFI = RS->getScavengingFrameIndex(); in calculateFrameObjectOffsets() 735 if (RS && !FrameIndexVirtualScavenging) RS->enterBasicBlock(BB); in replaceFrameIndices() [all …]
|
/external/clang/lib/StaticAnalyzer/Checkers/ |
D | MallocChecker.cpp | 94 static RefState getAllocatedOfSizeZero(const RefState *RS) { in getAllocatedOfSizeZero() argument 95 return RefState(AllocatedOfSizeZero, RS->getStmt(), in getAllocatedOfSizeZero() 96 RS->getAllocationFamily()); in getAllocatedOfSizeZero() 104 static RefState getEscaped(const RefState *RS) { in getEscaped() argument 105 return RefState(Escaped, RS->getStmt(), RS->getAllocationFamily()); in getEscaped() 373 const Expr *DeallocExpr, const RefState *RS, 905 const RefState *RS = State->get<RegionState>(Sym); in ProcessZeroAllocation() local 906 if (RS) { in ProcessZeroAllocation() 907 if (RS->isAllocated()) in ProcessZeroAllocation() 909 RefState::getAllocatedOfSizeZero(RS)); in ProcessZeroAllocation() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARC/ |
D | ARCRegisterInfo.cpp | 42 int ObjSize, RegScavenger *RS, int SPAdj) { in ReplaceFrameIndex() argument 43 assert(RS && "Need register scavenger."); in ReplaceFrameIndex() 61 BaseReg = RS->FindUnusedReg(&ARC::GPR32RegClass); in ReplaceFrameIndex() 67 BaseReg = RS->scavengeRegister(&ARC::GPR32RegClass, II, SPAdj); in ReplaceFrameIndex() 73 RS->setRegUsed(BaseReg); in ReplaceFrameIndex() 164 RegScavenger *RS) const { in eliminateFrameIndex() 220 ObjSize, RS, SPAdj); in eliminateFrameIndex()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/DebugInfo/PDB/Native/ |
D | GSIStreamBuilder.cpp | 92 size_t RS = S2.size(); in gsiRecordLess() local 94 if (LS != RS) in gsiRecordLess() 95 return LS < RS; in gsiRecordLess() 207 const std::pair<const CVSymbol *, const PublicSym32 *> &RS) { in comparePubSymByAddrAndName() argument 208 if (LS.second->Segment != RS.second->Segment) in comparePubSymByAddrAndName() 209 return LS.second->Segment < RS.second->Segment; in comparePubSymByAddrAndName() 210 if (LS.second->Offset != RS.second->Offset) in comparePubSymByAddrAndName() 211 return LS.second->Offset < RS.second->Offset; in comparePubSymByAddrAndName() 213 return LS.second->Name < RS.second->Name; in comparePubSymByAddrAndName()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonBitSimplify.cpp | 36 RegisterSet(const RegisterSet &RS) : BitVector(RS) {} in RegisterSet() 118 : RS(S), TRI(RI) {} in PrintRegSet() 122 const RegisterSet &RS; member 130 for (unsigned R = P.RS.find_first(); R; R = P.RS.find_next(R)) in operator <<() 184 const BitTracker::RegisterRef &RS, MachineRegisterInfo &MRI); 881 const BitTracker::RegisterRef &RS, MachineRegisterInfo &MRI) { in isTransparentCopy() argument 883 !TargetRegisterInfo::isVirtualRegister(RS.Reg)) in isTransparentCopy() 890 return DRC == getFinalVRegClass(RS, MRI); in isTransparentCopy() 1013 bool usedBitsEqual(BitTracker::RegisterRef RD, BitTracker::RegisterRef RS); 1226 BitTracker::RegisterRef RS) { in usedBitsEqual() argument [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-opt-report/ |
D | OptReport.cpp | 418 raw_string_ostream RS(R); in writeReport() local 421 RS << LLI.UnrollCount; in writeReport() 422 RS << std::string(UCDigits - RS.str().size(), ' '); in writeReport() 425 return RS.str(); in writeReport() 431 raw_string_ostream RS(R); in writeReport() local 434 RS << LLI.VectorizationFactor << "," << LLI.InterleaveCount; in writeReport() 435 RS << std::string(VFDigits + ICDigits + 1 - RS.str().size(), ' '); in writeReport() 438 return RS.str(); in writeReport()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | RegAllocPBQP.h | 185 : RS(Other.RS), NumOpts(Other.NumOpts), DeniedOpts(Other.DeniedOpts), in NodeMetadata() 214 ReductionState getReductionState() const { return RS; } in getReductionState() 215 void setReductionState(ReductionState RS) { in setReductionState() argument 216 assert(RS >= this->RS && "A node's reduction state can not be downgraded"); in setReductionState() 217 this->RS = RS; in setReductionState() 222 if (RS == ConservativelyAllocatable) in setReductionState() 256 ReductionState RS = Unprocessed;
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | Frames-alloca.ll | 6 ; RUN: llc < %s -mtriple=powerpc-apple-darwin8 | FileCheck %s -check-prefix=CHECK-PPC32-RS 7 …%s -mtriple=powerpc-apple-darwin8 -disable-fp-elim | FileCheck %s -check-prefix=CHECK-PPC32-RS-NOFP 15 ; CHECK-PPC32-RS: stwu r1, -48(r1) 16 ; CHECK-PPC32-RS-NOFP: stwu r1, -48(r1)
|
/external/llvm/test/CodeGen/PowerPC/ |
D | Frames-alloca.ll | 6 …N: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin8 | FileCheck %s -check-prefix=CHECK-PPC32-RS 7 …32 -mtriple=powerpc-apple-darwin8 -disable-fp-elim | FileCheck %s -check-prefix=CHECK-PPC32-RS-NOFP 15 ; CHECK-PPC32-RS: stwu r1, -48(r1) 16 ; CHECK-PPC32-RS-NOFP: stwu r1, -48(r1)
|
/external/swiftshader/third_party/LLVM/test/CodeGen/PowerPC/ |
D | Frames-alloca.ll | 6 …c32 -mtriple=powerpc-apple-darwin8 -enable-ppc32-regscavenger | FileCheck %s -check-prefix=PPC32-RS 7 …pple-darwin8 -disable-fp-elim -enable-ppc32-regscavenger | FileCheck %s -check-prefix=PPC32-RS-NOFP 15 ; CHECK-PPC32-RS: stwu r1, -80(r1) 16 ; CHECK-PPC32-RS-NOFP: stwu r1, -80(r1)
|