Home
last modified time | relevance | path

Searched refs:VReg0 (Results 1 – 1 of 1) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMInstructionSelector.cpp175 unsigned VReg0 = MIB->getOperand(0).getReg(); in selectMergeValues() local
176 (void)VReg0; in selectMergeValues()
177 assert(MRI.getType(VReg0).getSizeInBits() == 64 && in selectMergeValues()
178 RBI.getRegBank(VReg0, MRI, TRI)->getID() == ARM::FPRRegBankID && in selectMergeValues()
206 unsigned VReg0 = MIB->getOperand(0).getReg(); in selectUnmergeValues() local
207 (void)VReg0; in selectUnmergeValues()
208 assert(MRI.getType(VReg0).getSizeInBits() == 32 && in selectUnmergeValues()
209 RBI.getRegBank(VReg0, MRI, TRI)->getID() == ARM::GPRRegBankID && in selectUnmergeValues()