Home
last modified time | relevance | path

Searched refs:WPR (Results 1 – 16 of 16) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-exegesis/lib/
DAnalysis.cpp339 for (const auto *WPR = STI.getWriteProcResBegin(&SCDesc), in getNonRedundantWriteProcRes() local
341 WPR != WPREnd; ++WPR) { in getNonRedundantWriteProcRes()
343 SM.getProcResource(WPR->ProcResourceIdx); in getNonRedundantWriteProcRes()
346 Result.push_back({WPR->ProcResourceIdx, WPR->Cycles}); in getNonRedundantWriteProcRes()
347 ProcResUnitUsage[WPR->ProcResourceIdx] += WPR->Cycles; in getNonRedundantWriteProcRes()
351 float RemainingCycles = WPR->Cycles; in getNonRedundantWriteProcRes()
362 Result.push_back({WPR->ProcResourceIdx, in getNonRedundantWriteProcRes()
433 [ProcResIdx](const std::pair<uint16_t, float> &WPR) { in measurementsMatch() argument
434 return WPR.first == ProcResIdx; in measurementsMatch()
478 for (const auto &WPR : SC.NonRedundantWriteProcRes) { in printSchedClassDescHtml() local
[all …]
/external/llvm/lib/Target/
DTargetSubtargetInfo.cpp23 const SubtargetInfoKV *ProcSched, const MCWriteProcResEntry *WPR, in TargetSubtargetInfo() argument
26 : MCSubtargetInfo(TT, CPU, FS, PF, PD, ProcSched, WPR, WL, RA, IS, OC, FP) { in TargetSubtargetInfo()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetSubtargetInfo.cpp29 const SubtargetInfoKV *ProcSched, const MCWriteProcResEntry *WPR, in TargetSubtargetInfo() argument
32 : MCSubtargetInfo(TT, CPU, FS, PF, PD, ProcSched, WPR, WL, RA, IS, OC, FP) { in TargetSubtargetInfo()
/external/llvm/lib/MC/
DMCSubtargetInfo.cpp42 const SubtargetInfoKV *ProcSched, const MCWriteProcResEntry *WPR, in MCSubtargetInfo() argument
46 ProcSchedModels(ProcSched), WriteProcResTable(WPR), WriteLatencyTable(WL), in MCSubtargetInfo()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/
DMCSubtargetInfo.cpp45 const SubtargetInfoKV *ProcSched, const MCWriteProcResEntry *WPR, in MCSubtargetInfo() argument
49 ProcSchedModels(ProcSched), WriteProcResTable(WPR), WriteLatencyTable(WL), in MCSubtargetInfo()
/external/llvm/include/llvm/Target/
DTargetSubtargetInfo.h59 const MCWriteProcResEntry *WPR,
/external/llvm/include/llvm/MC/
DMCSubtargetInfo.h58 const MCWriteProcResEntry *WPR, const MCWriteLatencyEntry *WL,
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/
DMCSubtargetInfo.h60 const MCWriteProcResEntry *WPR, const MCWriteLatencyEntry *WL,
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DTargetSubtargetInfo.h67 const MCWriteProcResEntry *WPR,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenSubtargetInfo.inc2449 const MCWriteProcResEntry *WPR,
2454 WPR, WL, RA, IS, OC, FP) { }
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenSubtargetInfo.inc10855 const MCWriteProcResEntry *WPR,
10860 WPR, WL, RA, IS, OC, FP) { }
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenSubtargetInfo.inc16458 const MCWriteProcResEntry *WPR,
16463 WPR, WL, RA, IS, OC, FP) { }
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/
DX86GenSubtargetInfo.inc16644 const MCWriteProcResEntry *WPR,
16649 WPR, WL, RA, IS, OC, FP) { }
/external/toolchain-utils/android_bench_suite/panorama_input/
Dtest_003.ppm2317 ….(#3-(3-(1,)(" ���-&B;3>5-ZQI^WP]VOXSK,'  RLJ�����������������WPR/(*.&'1'&MCBRHFB7…
/external/cldr/tools/java/org/unicode/cldr/util/data/external/
D2013-1_UNLOCODE_CodeListPart1.csv12734 ,"CL","PVR","Porvenir","Porvenir","MA","--34----","RL","1207","WPR","5318S 07022W",
12735 ,"CL","WPR","Porvenir Apt","Porvenir Apt","MA","--34----","RL","0901",,"5315S 07019W",
D2013-1_UNLOCODE_CodeListPart3.csv26678 ,"US","WPR","Westport","Westport","CT","--3-----","RL","0201",,"4108N 07321W",