/external/llvm/include/llvm/MC/ |
D | MCInstrItineraries.h | 169 int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const { in getOperandCycle() function 212 int DefCycle = getOperandCycle(DefClass, DefIdx); in getOperandLatency() 216 int UseCycle = getOperandCycle(UseClass, UseIdx); in getOperandLatency()
|
/external/swiftshader/third_party/LLVM/include/llvm/MC/ |
D | MCInstrItineraries.h | 182 int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const { in getOperandCycle() function 225 int DefCycle = getOperandCycle(DefClass, DefIdx); in getOperandLatency() 229 int UseCycle = getOperandCycle(UseClass, UseIdx); in getOperandLatency()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/ |
D | MCInstrItineraries.h | 165 int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const { in getOperandCycle() function 208 int DefCycle = getOperandCycle(DefClass, DefIdx); in getOperandLatency() 212 int UseCycle = getOperandCycle(UseClass, UseIdx); in getOperandLatency()
|
/external/swiftshader/third_party/LLVM/lib/Target/ |
D | TargetInstrInfo.cpp | 88 return ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 120 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 2089 return ItinData->getOperandCycle(DefClass, DefIdx); in getVLDMDefCycle() 2130 return ItinData->getOperandCycle(DefClass, DefIdx); in getLDMDefCycle() 2164 return ItinData->getOperandCycle(UseClass, UseIdx); in getVSTMUseCycle() 2204 return ItinData->getOperandCycle(UseClass, UseIdx); in getSTMUseCycle() 2245 DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 2286 UseCycle = ItinData->getOperandCycle(UseClass, UseIdx); in getOperandLatency() 2512 int Latency = ItinData->getOperandCycle(DefMCID.getSchedClass(), DefIdx); in getOperandLatency() 2738 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency()
|
D | ARMISelLowering.cpp | 1001 Itins->getOperandCycle(MCID.getSchedClass(), 0) > 2) in getSchedulingPreference()
|
/external/llvm/lib/CodeGen/ |
D | TargetSchedule.cpp | 169 OperLatency = InstrItins.getOperandCycle(DefClass, DefOperIdx); in computeOperandLatency()
|
D | TargetInstrInfo.cpp | 992 return ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 1062 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency() 1109 OperLatency = ItinData->getOperandCycle(DefClass, DefIdx); in computeOperandLatency()
|
/external/llvm/lib/MC/MCDisassembler/ |
D | Disassembler.cpp | 172 Latency = std::max(Latency, IID.getOperandCycle(SCClass, OpIdx)); in getItineraryLatency()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | TargetSchedule.cpp | 200 OperLatency = InstrItins.getOperandCycle(DefClass, DefOperIdx); in computeOperandLatency()
|
D | TargetInstrInfo.cpp | 1051 return ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 1121 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/MCDisassembler/ |
D | Disassembler.cpp | 182 Latency = std::max(Latency, IID.getOperandCycle(SCClass, OpIdx)); in getItineraryLatency()
|
/external/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 3191 return ItinData->getOperandCycle(DefClass, DefIdx); in getVLDMDefCycle() 3232 return ItinData->getOperandCycle(DefClass, DefIdx); in getLDMDefCycle() 3266 return ItinData->getOperandCycle(UseClass, UseIdx); in getVSTMUseCycle() 3306 return ItinData->getOperandCycle(UseClass, UseIdx); in getSTMUseCycle() 3347 DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 3388 UseCycle = ItinData->getOperandCycle(UseClass, UseIdx); in getOperandLatency() 3785 int Latency = ItinData->getOperandCycle(DefMCID.getSchedClass(), DefIdx); in getOperandLatency() 4102 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency()
|
D | ARMISelLowering.cpp | 1318 Itins->getOperandCycle(MCID.getSchedClass(), 0) > 2) in getSchedulingPreference()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 3521 return ItinData->getOperandCycle(DefClass, DefIdx); in getVLDMDefCycle() 3578 return ItinData->getOperandCycle(DefClass, DefIdx); in getLDMDefCycle() 3612 return ItinData->getOperandCycle(UseClass, UseIdx); in getVSTMUseCycle() 3652 return ItinData->getOperandCycle(UseClass, UseIdx); in getSTMUseCycle() 3693 DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in getOperandLatency() 3734 UseCycle = ItinData->getOperandCycle(UseClass, UseIdx); in getOperandLatency() 4131 int Latency = ItinData->getOperandCycle(DefMCID.getSchedClass(), DefIdx); in getOperandLatency() 4491 int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); in hasLowDefLatency()
|
D | ARMISelLowering.cpp | 1461 Itins->getOperandCycle(MCID.getSchedClass(), 0) > 2) in getSchedulingPreference()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
D | ScheduleDAGInstrs.cpp | 634 Latency = InstrItins->getOperandCycle(DefClass, DefIdx); in ComputeOperandLatency()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.cpp | 131 int Cycle = ItinData->getOperandCycle(DefClass, i); in getInstrLatency()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.cpp | 167 int Cycle = ItinData->getOperandCycle(DefClass, i); in getInstrLatency()
|