Home
last modified time | relevance | path

Searched refs:hasV8Ops (Results 1 – 14 of 14) sorted by relevance

/external/llvm/lib/Target/ARM/
DARMSubtarget.cpp186 RestrictIT = hasV8Ops(); in initSubtargetFeatures()
DARMSubtarget.h401 bool hasV8Ops() const { return HasV8Ops; } in hasV8Ops() function
DARMAsmPrinter.cpp591 if (Subtarget->hasV8Ops()) in getArchForCPU()
701 if (STI.hasV8Ops()) in emitAttributes()
829 if (STI.hasDivideInARMMode() && !STI.hasV8Ops()) in emitAttributes()
DARMInstrInfo.td214 def HasV8 : Predicate<"Subtarget->hasV8Ops()">,
216 def PreV8 : Predicate<"!Subtarget->hasV8Ops()">,
DARMISelLowering.cpp859 if (!Subtarget->hasV8Ops() || getTargetMachine().getOptLevel() == 0) { in ARMTargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMSubtarget.cpp234 RestrictIT = hasV8Ops(); in initSubtargetFeatures()
DARMSubtarget.h527 bool hasV8Ops() const { return HasV8Ops; } in hasV8Ops() function
DARMInstrInfo.td246 def HasV8 : Predicate<"Subtarget->hasV8Ops()">,
248 def PreV8 : Predicate<"!Subtarget->hasV8Ops()">,
DARMISelLowering.cpp980 if (!Subtarget->hasV8Ops() || getTargetMachine().getOptLevel() == 0) { in ARMTargetLowering()
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenDAGISel.inc10042 …1371*/ OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
10057 …1406*/ OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
10099 …1483*/ OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
10112 …1510*/ OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
10214 …1720*/ OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
10224 …1740*/ OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
10249 …1789*/ OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
10259 …1809*/ OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
10358 …2012*/ OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
10368 …2032*/ OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
[all …]
DARMGenFastISel.inc3751 if ((Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3760 if ((Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3769 if ((Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3778 if ((Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3877 if ((Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3886 if ((Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3895 if ((Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
3904 if ((Subtarget->hasNEON()) && (Subtarget->hasV8Ops())) {
DARMGenGlobalISel.inc129 if (Subtarget->hasV8Ops())
131 if (!Subtarget->hasV8Ops())
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp469 bool hasV8Ops() const { in hasV8Ops() function in __anon7876b5fa0111::ARMAsmParser
3647 if ((hasV7Ops() || hasV8Ops()) && (Num == 10 || Num == 11)) in parseCoprocNumOperand()
4197 if (!hasV8Ops() && (Opt == ARM_MB::ISHLD || Opt == ARM_MB::OSHLD || in parseMemBarrierOptOperand()
6027 (PairedReg == ARM::SP && !hasV8Ops())) in fixupGNULDRDAlias()
6506 if (RmReg == ARM::SP && !hasV8Ops()) in validateInstruction()
9073 if (Opc == ARM::t2MOVr && !hasV8Ops()) in checkTargetMatchPredicate()
9089 Inst.getOperand(0).getReg() == ARM::SP && (isThumb() && !hasV8Ops())) in checkTargetMatchPredicate()
9095 if ((Inst.getOperand(I).getReg() == ARM::SP) && !hasV8Ops()) in checkTargetMatchPredicate()
9278 if (wasInITBlock && hasV8Ops() && isThumb() && in MatchAndEmitInstruction()
10343 return hasV8Ops() ? "operand must be a register in range [r0, r14]" in getCustomOperandDiag()
[all …]
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp275 bool hasV8Ops() const { in hasV8Ops() function in __anonef5d38c20111::ARMAsmParser
3339 if ((hasV7Ops() || hasV8Ops()) && (Num == 10 || Num == 11)) in parseCoprocNumOperand()
3913 if (!hasV8Ops() && (Opt == ARM_MB::ISHLD || Opt == ARM_MB::OSHLD || in parseMemBarrierOptOperand()
6270 if (RmReg == ARM::SP && !hasV8Ops()) in validateInstruction()
8792 if ((Inst.getOperand(I).getReg() == ARM::SP) && !hasV8Ops()) in checkTargetMatchPredicate()
8839 if (wasInITBlock && hasV8Ops() && isThumb() && in MatchAndEmitInstruction()
10293 if (hasV8Ops() && Op.isReg() && Op.getReg() == ARM::SP) in validateTargetOperandClass()