| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsSubtarget.cpp | 104 (isGP64bit() && (isABI_N32() || isABI_N64()))) && in MipsSubtarget()
115 if (IsFPXX && (isABI_N32() || isABI_N64())) in MipsSubtarget()
144 if (isABI_N64() && !TM.isPositionIndependent() && !hasSym32()) in MipsSubtarget()
241 else if (isABI_N32() || isABI_N64()) in initializeSubtargetDependencies()
261 bool MipsSubtarget::isABI_N64() const { return getABI().IsN64(); } in isABI_N64() function in MipsSubtarget
|
| D | MipsSubtarget.h | 219 bool isABI_N64() const;
282 return (HasSym32 && isABI_N64()) || isABI_N32() || isABI_O32(); in hasSym32()
|
| D | MipsRegisterInfo.cpp | 109 if (Subtarget.isABI_N64()) in getCalleeSavedRegs()
131 if (Subtarget.isABI_N64()) in getCallPreservedMask()
|
| D | MipsSEInstrInfo.cpp | 609 unsigned Size = STI.isABI_N64() ? 64 : 32; in loadImmediate()
610 unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi; in loadImmediate()
611 unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO; in loadImmediate()
612 const TargetRegisterClass *RC = STI.isABI_N64() ? in loadImmediate()
|
| D | MipsSEISelLowering.cpp | 763 if (Steps > 12 && (Subtarget.isABI_N32() || Subtarget.isABI_N64())) in shouldTransformMulToShiftsAddsSubs()
2266 if (Subtarget.isABI_N64()) in lowerMSALoadIntr()
2340 if (Subtarget.isABI_N64()) in lowerMSAStoreIntr()
3317 Subtarget.isABI_N64() ? &Mips::GPR64RegClass : &Mips::GPR32RegClass; in emitINSERT_DF_VIDX()
3318 unsigned SubRegIdx = Subtarget.isABI_N64() ? Mips::sub_32 : 0; in emitINSERT_DF_VIDX()
3319 unsigned ShiftOp = Subtarget.isABI_N64() ? Mips::DSLL : Mips::SLL; in emitINSERT_DF_VIDX()
3397 BuildMI(*BB, MI, DL, TII->get(Subtarget.isABI_N64() ? Mips::DSUB : Mips::SUB), in emitINSERT_DF_VIDX()
3399 .addReg(Subtarget.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO) in emitINSERT_DF_VIDX()
|
| D | MipsCallingConv.td | 302 CCIfSubtarget<"isABI_N64()", CCDelegateTo<RetCC_MipsN>>,
|
| D | MipsSEFrameLowering.cpp | 552 unsigned BP = STI.isABI_N64() ? Mips::S7_64 : Mips::S7; in emitPrologue()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSubtarget.cpp | 94 (isGP64bit() && (isABI_N32() || isABI_N64()))) && in MipsSubtarget()
105 if (IsFPXX && (isABI_N32() || isABI_N64())) in MipsSubtarget()
171 bool MipsSubtarget::isABI_N64() const { return getABI().IsN64(); } in isABI_N64() function in MipsSubtarget
|
| D | MipsRegisterInfo.cpp | 112 if (Subtarget.isABI_N64()) in getCalleeSavedRegs()
134 if (Subtarget.isABI_N64()) in getCallPreservedMask()
|
| D | MipsSEInstrInfo.cpp | 473 unsigned Size = STI.isABI_N64() ? 64 : 32; in loadImmediate()
474 unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi; in loadImmediate()
475 unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO; in loadImmediate()
476 const TargetRegisterClass *RC = STI.isABI_N64() ? in loadImmediate()
|
| D | MipsSubtarget.h | 170 bool isABI_N64() const;
|
| D | MipsSEISelLowering.cpp | 3226 Subtarget.isABI_N64() ? &Mips::GPR64RegClass : &Mips::GPR32RegClass; in emitINSERT_DF_VIDX()
3227 unsigned SubRegIdx = Subtarget.isABI_N64() ? Mips::sub_32 : 0; in emitINSERT_DF_VIDX()
3228 unsigned ShiftOp = Subtarget.isABI_N64() ? Mips::DSLL : Mips::SLL; in emitINSERT_DF_VIDX()
3306 BuildMI(*BB, MI, DL, TII->get(Subtarget.isABI_N64() ? Mips::DSUB : Mips::SUB), in emitINSERT_DF_VIDX()
3308 .addReg(Subtarget.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO) in emitINSERT_DF_VIDX()
|
| D | MipsCallingConv.td | 296 CCIfSubtarget<"isABI_N64()", CCDelegateTo<RetCC_MipsN>>,
|
| D | MipsSEFrameLowering.cpp | 526 unsigned BP = STI.isABI_N64() ? Mips::S7_64 : Mips::S7; in emitPrologue()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
| D | MipsTargetMachine.cpp | 43 (Subtarget.isABI_N64() ? in MipsTargetMachine()
46 (Subtarget.isABI_N64() ? in MipsTargetMachine()
|
| D | MipsSubtarget.cpp | 48 (hasMips64() && (isABI_N32() || isABI_N64()))) && in MipsSubtarget()
|
| D | MipsCallingConv.td | 131 CCIfSubtarget<"isABI_N64()", CCDelegateTo<CC_MipsN>>
137 CCIfSubtarget<"isABI_N64()", CCDelegateTo<RetCC_MipsN>>,
|
| D | MipsSubtarget.h | 94 bool isABI_N64() const { return MipsABI == N64; } in isABI_N64() function
|
| D | MipsRegisterInfo.cpp | 186 assert(Subtarget.isABI_N64()); in getCalleeSavedRegs()
|
| D | MipsInstrInfo.cpp | 31 TM(tm), IsN64(TM.getSubtarget<MipsSubtarget>().isABI_N64()), in MipsInstrInfo()
|
| D | MipsInstrInfo.td | 133 def IsN64 : Predicate<"Subtarget.isABI_N64()">;
134 def NotN64 : Predicate<"!Subtarget.isABI_N64()">;
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsABIFlagsSection.h | 173 else if (P.isABI_N32() || P.isABI_N64()) in setFpAbiFromPredicates()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsABIFlagsSection.h | 179 else if (P.isABI_N32() || P.isABI_N64()) in setFpAbiFromPredicates()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 539 bool isABI_N64() const { return ABI.IsN64(); } in isABI_N64() function in __anon065d760c0211::MipsAsmParser
2085 } else if (isABI_N32() || isABI_N64()) { in processInstruction()
3362 if(isABI_N32() || isABI_N64()) { in expandLoadImmReal()
3397 if(isABI_N64()) in expandLoadImmReal()
3404 if(isABI_N32() || isABI_N64()) in expandLoadImmReal()
3419 if (isABI_N32() || isABI_N64()) in expandLoadImmReal()
5587 if (!(isABI_N32() || isABI_N64())) in matchCPURegisterName()
7056 return inPicMode() && !(isABI_N32() || isABI_N64()); in isPicAndNotNxxAbi()
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 454 bool isABI_N64() const { return ABI.IsN64(); } in isABI_N64() function in __anond0efcad40211::MipsAsmParser
1678 } else if (isABI_N32() || isABI_N64()) { in processInstruction()
3976 if (!(isABI_N32() || isABI_N64())) in matchCPURegisterName()
5414 return inPicMode() && !(isABI_N32() || isABI_N64()); in isPicAndNotNxxAbi()
|