Home
last modified time | relevance | path

Searched refs:s_cmp_eq_u32 (Results 1 – 21 of 21) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.init.exec.ll26 ; GCN: s_cmp_eq_u32 s0, 64
39 ; GCN: s_cmp_eq_u32 s0, 64
52 ; GCN: s_cmp_eq_u32 s1, 64
66 ; GCN: s_cmp_eq_u32 s1, 64
Dbasic-branch.ll35 ; GCN: s_cmp_eq_u32
Dbranch-relaxation.ll23 ; GCN: s_cmp_eq_u32 [[CND]], 0
60 ; GCN: s_cmp_eq_u32 [[CND]], 0
224 ; GCN: s_cmp_eq_u32
329 ; GCN-NEXT: s_cmp_eq_u32 s{{[0-9]+}}, 3{{$}}
Dsopk-compares.ll11 ; GCN: s_cmp_eq_u32 s{{[0-9]+}}, 4{{$}}
91 ; GCN: s_cmp_eq_u32 s{{[0-9]+}}, 0xffff7fff{{$}}
139 ; GCN: s_cmp_eq_u32 s{{[0-9]+}}, 0x10000{{$}}
Dspill-m0.ll161 ; TOSMEM: s_cmp_eq_u32
Duniform-cfg.ll5 ; GCN-DAG: s_cmp_eq_u32 s{{[0-9]+}}, 0
Dsetcc.ll388 ; GCN: s_cmp_eq_u32 [[AND]], 0
Dsgpr-copy.ll316 ; CHECK: s_cmp_eq_u32
/external/llvm/test/MC/AMDGPU/
Dsopc.s27 s_cmp_eq_u32 s1, s2 label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/
Dsopc.s27 s_cmp_eq_u32 s1, s2 label
Dgfx7_asm_all.s21009 s_cmp_eq_u32 s1, s2 label
21012 s_cmp_eq_u32 s103, s2 label
21015 s_cmp_eq_u32 flat_scratch_lo, s2 label
21018 s_cmp_eq_u32 flat_scratch_hi, s2 label
21021 s_cmp_eq_u32 vcc_lo, s2 label
21024 s_cmp_eq_u32 vcc_hi, s2 label
21027 s_cmp_eq_u32 tba_lo, s2 label
21030 s_cmp_eq_u32 tba_hi, s2 label
21033 s_cmp_eq_u32 tma_lo, s2 label
21036 s_cmp_eq_u32 tma_hi, s2 label
[all …]
Dgfx8_asm_all.s21783 s_cmp_eq_u32 s1, s2 label
21786 s_cmp_eq_u32 s101, s2 label
21789 s_cmp_eq_u32 flat_scratch_lo, s2 label
21792 s_cmp_eq_u32 flat_scratch_hi, s2 label
21795 s_cmp_eq_u32 vcc_lo, s2 label
21798 s_cmp_eq_u32 vcc_hi, s2 label
21801 s_cmp_eq_u32 tba_lo, s2 label
21804 s_cmp_eq_u32 tba_hi, s2 label
21807 s_cmp_eq_u32 tma_lo, s2 label
21810 s_cmp_eq_u32 tma_hi, s2 label
[all …]
/external/llvm/test/MC/Disassembler/AMDGPU/
Dsopc_vi.txt21 # GCN: s_cmp_eq_u32 s1, s2 ; encoding: [0x01,0x02,0x06,0xbf]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/
Dsopc_vi.txt21 # GCN: s_cmp_eq_u32 s1, s2 ; encoding: [0x01,0x02,0x06,0xbf]
Dgfx8_dasm_all.txt18519 # CHECK: s_cmp_eq_u32 s1, s2 ; encoding: [0x01,0x02,0x06,0xbf]
18522 # CHECK: s_cmp_eq_u32 s101, s2 ; encoding: [0x65,0x02,0x06,0xbf]
18525 # CHECK: s_cmp_eq_u32 flat_scratch_lo, s2 ; encoding: [0x66,0x02,0x06,0xbf]
18528 # CHECK: s_cmp_eq_u32 flat_scratch_hi, s2 ; encoding: [0x67,0x02,0x06,0xbf]
18531 # CHECK: s_cmp_eq_u32 vcc_lo, s2 ; encoding: [0x6a,0x02,0x06,0xbf]
18534 # CHECK: s_cmp_eq_u32 vcc_hi, s2 ; encoding: [0x6b,0x02,0x06,0xbf]
18537 # CHECK: s_cmp_eq_u32 tba_lo, s2 ; encoding: [0x6c,0x02,0x06,0xbf]
18540 # CHECK: s_cmp_eq_u32 tba_hi, s2 ; encoding: [0x6d,0x02,0x06,0xbf]
18543 # CHECK: s_cmp_eq_u32 tma_lo, s2 ; encoding: [0x6e,0x02,0x06,0xbf]
18546 # CHECK: s_cmp_eq_u32 tma_hi, s2 ; encoding: [0x6f,0x02,0x06,0xbf]
[all …]
Dgfx9_dasm_all.txt17160 # CHECK: s_cmp_eq_u32 s1, s2 ; encoding: [0x01,0x02,0x06,0xbf]
17163 # CHECK: s_cmp_eq_u32 s101, s2 ; encoding: [0x65,0x02,0x06,0xbf]
17166 # CHECK: s_cmp_eq_u32 flat_scratch_lo, s2 ; encoding: [0x66,0x02,0x06,0xbf]
17169 # CHECK: s_cmp_eq_u32 flat_scratch_hi, s2 ; encoding: [0x67,0x02,0x06,0xbf]
17172 # CHECK: s_cmp_eq_u32 vcc_lo, s2 ; encoding: [0x6a,0x02,0x06,0xbf]
17175 # CHECK: s_cmp_eq_u32 vcc_hi, s2 ; encoding: [0x6b,0x02,0x06,0xbf]
17178 # CHECK: s_cmp_eq_u32 m0, s2 ; encoding: [0x7c,0x02,0x06,0xbf]
17181 # CHECK: s_cmp_eq_u32 exec_lo, s2 ; encoding: [0x7e,0x02,0x06,0xbf]
17184 # CHECK: s_cmp_eq_u32 exec_hi, s2 ; encoding: [0x7f,0x02,0x06,0xbf]
17187 # CHECK: s_cmp_eq_u32 0, s2 ; encoding: [0x80,0x02,0x06,0xbf]
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSOPInstructions.td634 def S_CMPK_EQ_U32 : SOPK_SCC <"s_cmpk_eq_u32", "s_cmp_eq_u32", 0>;
765 def S_CMP_EQ_U32 : SOPC_CMP_32 <0x06, "s_cmp_eq_u32", COND_EQ>;
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DAMDGPUAsmGFX7.rst478 s_cmp_eq_u32 src0, src1
DAMDGPUAsmGFX8.rst497 s_cmp_eq_u32 src0, src1
DAMDGPUAsmGFX9.rst649 s_cmp_eq_u32 src0, src1
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td335 def S_CMP_EQ_U32 : SOPC_CMP_32 <0x00000006, "s_cmp_eq_u32", COND_EQ>;