| /external/llvm/lib/Target/Mips/ |
| D | MipsSubtarget.cpp | 102 if (!isABI_O32() && !useOddSPReg()) in MipsSubtarget()
|
| D | MipsSubtarget.h | 224 bool useOddSPReg() const { return UseOddSPReg; } in useOddSPReg() function
|
| D | MipsRegisterInfo.cpp | 253 if (Subtarget.isABI_O32() && !Subtarget.useOddSPReg()) { in getReservedRegs()
|
| D | MipsCallingConv.td | 222 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCIfSubtarget<"useOddSPReg()",
275 CCIfType<[f32], CCIfSubtarget<"useOddSPReg()",
|
| D | MipsSEInstrInfo.cpp | 626 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandExtractElementF64()
677 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandBuildPairF64()
|
| D | MipsSEFrameLowering.cpp | 282 (FP64 && !Subtarget.useOddSPReg())) { in expandBuildPairF64()
344 (FP64 && !Subtarget.useOddSPReg())) { in expandExtractElementF64()
|
| D | MipsAsmPrinter.cpp | 726 if (ABI.IsO32() && (!STI.useOddSPReg() || STI.isABI_FPXX())) in EmitStartOfAsmFile()
|
| D | MipsSEISelLowering.cpp | 3067 if (!Subtarget.useOddSPReg()) { in emitCOPY_FW()
3078 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass : in emitCOPY_FW()
3141 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass : in emitINSERT_FW()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsABIFlagsSection.h | 193 OddSPReg = P.useOddSPReg(); in setAllFromPredicates()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsABIFlagsSection.h | 199 OddSPReg = P.useOddSPReg(); in setAllFromPredicates()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsSubtarget.cpp | 112 if (!isABI_O32() && !useOddSPReg()) in MipsSubtarget()
|
| D | MipsSubtarget.h | 273 bool useOddSPReg() const { return UseOddSPReg; } in useOddSPReg() function
|
| D | MipsRegisterInfo.cpp | 251 if (Subtarget.isABI_O32() && !Subtarget.useOddSPReg()) { in getReservedRegs()
|
| D | MipsCallingConv.td | 228 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCIfSubtarget<"useOddSPReg()",
281 CCIfType<[f32], CCIfSubtarget<"useOddSPReg()",
|
| D | MipsSEInstrInfo.cpp | 785 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandExtractElementF64()
839 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandBuildPairF64()
|
| D | MipsSEISelLowering.cpp | 3158 if (!Subtarget.useOddSPReg()) { in emitCOPY_FW()
3169 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass : in emitCOPY_FW()
3232 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass : in emitINSERT_FW()
3426 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass in emitFILL_FW()
3429 Subtarget.useOddSPReg() ? &Mips::MSA128WRegClass in emitFILL_FW()
|
| D | MipsAsmPrinter.cpp | 781 if (ABI.IsO32() && (!STI.useOddSPReg() || STI.isABI_FPXX())) in EmitStartOfAsmFile()
|
| D | MipsSEISelDAGToDAG.cpp | 243 if (!Subtarget->useOddSPReg()) { in processFunctionAfterISel()
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenCallingConv.inc | 405 … if (static_cast<const MipsSubtarget&>(State.getMachineFunction().getSubtarget()).useOddSPReg()) {
506 … if (static_cast<const MipsSubtarget&>(State.getMachineFunction().getSubtarget()).useOddSPReg()) {
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 425 if (!isABI_O32() && !useOddSPReg() != 0) in MipsAsmParser()
460 bool useOddSPReg() const { in useOddSPReg() function in __anond0efcad40211::MipsAsmParser
859 if (!AsmParser.useOddSPReg() && RegIdx.Index & 1) in addFGR32AsmRegOperands()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 506 if (!isABI_O32() && !useOddSPReg() != 0) in MipsAsmParser()
545 bool useOddSPReg() const { in useOddSPReg() function in __anon065d760c0211::MipsAsmParser
1074 if (!AsmParser.useOddSPReg() && RegIdx.Index & 1) in addFGR32AsmRegOperands()
1084 if (!AsmParser.useOddSPReg() && RegIdx.Index & 1) in addStrictlyFGR32AsmRegOperands()
|