Home
last modified time | relevance | path

Searched refs:xbegin (Results 1 – 19 of 19) sorted by relevance

/external/llvm/test/CodeGen/X86/
Drtm.ll3 declare i32 @llvm.x86.xbegin() nounwind
10 %0 = tail call i32 @llvm.x86.xbegin() nounwind
13 ; CHECK: xbegin [[LABEL:.*BB.*]]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/
Drtm.ll5 declare i32 @llvm.x86.xbegin() nounwind
13 ; X86-NEXT: xbegin .LBB0_2
22 ; X64-NEXT: xbegin .LBB0_2
29 %0 = tail call i32 @llvm.x86.xbegin() nounwind
Drtm-schedule.ll12 ; GENERIC-NEXT: xbegin .LBB0_2 # sched: [100:0.33]
22 ; SKYLAKE-NEXT: xbegin .LBB0_2 # sched: [100:0.25]
29 %1 = tail call i32 @llvm.x86.xbegin() nounwind
32 declare i32 @llvm.x86.xbegin() nounwind
/external/llvm/lib/Target/X86/
DX86InstrTSX.td28 "xbegin\t$dst", []>, OpSize16, Requires<[HasRTM]>;
30 "xbegin\t$dst", []>, OpSize32, Requires<[HasRTM]>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86InstrTSX.td30 "xbegin\t$dst", []>, OpSize16;
32 "xbegin\t$dst", []>, OpSize32;
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/X86/
DRTM.s9 xbegin 64 label
Dx86_64-rtm-encoding.s5 xbegin .L0
/external/llvm/test/MC/X86/
Dx86_64-rtm-encoding.s5 xbegin .L0
/external/llvm/test/MC/Disassembler/X86/
Dx86-64.txt107 # CHECK: xbegin 53
110 # CHECK: xbegin 53
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/X86/
Dx86-64.txt113 # CHECK: xbegin 53
116 # CHECK: xbegin 53
/external/clang/lib/Headers/
Dintrin.h286 unsigned __int32 xbegin(void);
/external/swiftshader/third_party/llvm-7.0/configs/common/include/llvm/IR/
DIntrinsicEnums.inc6596 x86_xbegin, // llvm.x86.xbegin
DIntrinsicImpl.inc6622 "llvm.x86.xbegin",
15500 3, // llvm.x86.xbegin
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/
DX86GenAsmMatcher.inc6820 "dl\005xaddq\005xaddw\006xbegin\004xchg\005xchgb\005xchgl\005xchgq\005xc"
21341 { 16017 /* xbegin */, X86::XBEGIN_2, Convert__AbsMem161_0, 0, { MCK_AbsMem16 }, },
21342 { 16017 /* xbegin */, X86::XBEGIN_4, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
35853 { 16017 /* xbegin */, X86::XBEGIN_2, Convert__AbsMem161_0, 0, { MCK_AbsMem16 }, },
35854 { 16017 /* xbegin */, X86::XBEGIN_4, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
/external/swiftshader/third_party/llvm-subzero/build/Fuchsia/include/llvm/IR/
DIntrinsics.gen5913 x86_xbegin, // llvm.x86.xbegin
11971 "llvm.x86.xbegin",
19911 3, // llvm.x86.xbegin
/external/swiftshader/third_party/llvm-subzero/build/Windows/include/llvm/IR/
DIntrinsics.gen5913 x86_xbegin, // llvm.x86.xbegin
11971 "llvm.x86.xbegin",
19911 3, // llvm.x86.xbegin
/external/swiftshader/third_party/llvm-subzero/build/Linux/include/llvm/IR/
DIntrinsics.gen5913 x86_xbegin, // llvm.x86.xbegin
11971 "llvm.x86.xbegin",
19911 3, // llvm.x86.xbegin
/external/swiftshader/third_party/llvm-subzero/build/MacOS/include/llvm/IR/
DIntrinsics.gen5879 x86_xbegin, // llvm.x86.xbegin
11903 "llvm.x86.xbegin",
19788 3, // llvm.x86.xbegin
/external/swiftshader/third_party/llvm-subzero/build/Android/include/llvm/IR/
DIntrinsics.gen5913 x86_xbegin, // llvm.x86.xbegin
11971 "llvm.x86.xbegin",
19911 3, // llvm.x86.xbegin