Searched refs:cpld (Results 1 – 25 of 27) sorted by relevance
12
/external/u-boot/board/freescale/p2041rdb/ |
D | cpld.h | 45 #define cpld ((cpld_data_t *)CPLD_BASE) macro 48 #define CPLD_SW(x) (cpld->sw[(x) - 2])
|
D | README | 93 cpld reset - hard reset to default bank 94 cpld reset altbank - reset to alternate bank 95 cpld lane_mux <lane> <mux_value> - set multiplexed lane pin
|
D | Makefile | 8 obj-y += cpld.o
|
/external/u-boot/arch/arm/dts/ |
D | fsl-ls1043a-rdb.dts | 88 cpld: board-control@2,0 { label 89 compatible = "fsl,ls1043ardb-cpld";
|
/external/u-boot/board/renesas/ulcb/ |
D | Makefile | 9 obj-y := ulcb.o cpld.o
|
D | cpld.c | 131 cpld, 4, 1, do_cpld,
|
/external/u-boot/board/renesas/ap325rxa/ |
D | Makefile | 9 obj-y := ap325rxa.o cpld-ap325rxa.o
|
/external/u-boot/board/renesas/stout/ |
D | Makefile | 14 obj-y := stout.o cpld.o qos.o
|
D | cpld.c | 157 cpld, 4, 1, do_cpld,
|
/external/u-boot/board/freescale/ls1046ardb/ |
D | Makefile | 9 obj-y += cpld.o
|
D | cpld.c | 158 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
/external/u-boot/board/freescale/ls1043ardb/ |
D | Makefile | 9 obj-y += cpld.o
|
D | cpld.c | 164 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
/external/u-boot/board/LaCie/net2big_v2/ |
D | Makefile | 12 obj-y += ../common/cpld-gpio-bus.o
|
/external/u-boot/board/freescale/t208xrdb/ |
D | Makefile | 10 obj-$(CONFIG_TARGET_T2080RDB) += t208xrdb.o eth_t208xrdb.o cpld.o
|
D | cpld.c | 66 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
D | README | 158 via software: run command 'cpld reset altbank' in U-Boot. 162 via software: run command 'cpld reset' in U-Boot.
|
/external/u-boot/board/freescale/t102xrdb/ |
D | Makefile | 11 obj-$(CONFIG_TARGET_T1024RDB) += cpld.o
|
D | cpld.c | 97 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
/external/u-boot/board/freescale/t104xrdb/ |
D | Makefile | 9 obj-y += cpld.o
|
D | cpld.c | 108 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
/external/u-boot/board/freescale/t4rdb/ |
D | Makefile | 12 obj-y += cpld.o
|
D | cpld.c | 121 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
/external/u-boot/board/freescale/c29xpcie/ |
D | Makefile | 20 obj-y += cpld.o
|
/external/u-boot/arch/m68k/cpu/mcf5445x/ |
D | speed.c | 141 u8 *cpld = (u8 *)(CONFIG_SYS_CS2_BASE + 3); in setup_5445x_clocks() local 163 bootmode = (in_8(cpld) & 0x03); in setup_5445x_clocks()
|
12