1 /******************************************************************************* 2 * Copyright 2002-2018 Intel Corporation 3 * All Rights Reserved. 4 * 5 * If this software was obtained under the Intel Simplified Software License, 6 * the following terms apply: 7 * 8 * The source code, information and material ("Material") contained herein is 9 * owned by Intel Corporation or its suppliers or licensors, and title to such 10 * Material remains with Intel Corporation or its suppliers or licensors. The 11 * Material contains proprietary information of Intel or its suppliers and 12 * licensors. The Material is protected by worldwide copyright laws and treaty 13 * provisions. No part of the Material may be used, copied, reproduced, 14 * modified, published, uploaded, posted, transmitted, distributed or disclosed 15 * in any way without Intel's prior express written permission. No license under 16 * any patent, copyright or other intellectual property rights in the Material 17 * is granted to or conferred upon you, either expressly, by implication, 18 * inducement, estoppel or otherwise. Any license under such intellectual 19 * property rights must be express and approved by Intel in writing. 20 * 21 * Unless otherwise agreed by Intel in writing, you may not remove or alter this 22 * notice or any other notice embedded in Materials by Intel or Intel's 23 * suppliers or licensors in any way. 24 * 25 * 26 * If this software was obtained under the Apache License, Version 2.0 (the 27 * "License"), the following terms apply: 28 * 29 * You may not use this file except in compliance with the License. You may 30 * obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 31 * 32 * 33 * Unless required by applicable law or agreed to in writing, software 34 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT 35 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. 36 * 37 * See the License for the specific language governing permissions and 38 * limitations under the License. 39 *******************************************************************************/ 40 41 /* 42 // Intel(R) Integrated Performance Primitives 43 // Cryptographic Primitives (ippcp) 44 // 45 // Contents: 46 // ippsBigNumGetSize() 47 // ippsBigNumInit() 48 // 49 */ 50 51 #include "owndefs.h" 52 #include "owncp.h" 53 #include "pcpbn.h" 54 #include "pcptool.h" 55 56 /*F* 57 // Name: ippsBigNumInit 58 // 59 // Purpose: Init BigNum spec for future usage. 60 // 61 // Returns: Reason: 62 // ippStsNullPtrErr pBN == NULL 63 // ippStsLengthErr length<1 64 // length > BITS2WORD32_SIZE(BN_MAXBITSIZE) 65 // ippStsNoErr no errors 66 // 67 // Parameters: 68 // length max BN length (32-bits segments) 69 // pBN BigNum ctx 70 // 71 *F*/ 72 IPPFUN(IppStatus, ippsBigNumInit, (int length, IppsBigNumState* pBN)) 73 { 74 IPP_BADARG_RET(length<1 || length>BITS2WORD32_SIZE(BN_MAXBITSIZE), ippStsLengthErr); 75 IPP_BAD_PTR1_RET(pBN); 76 pBN = (IppsBigNumState*)(IPP_ALIGNED_PTR(pBN, BN_ALIGNMENT)); 77 78 { 79 Ipp8u* ptr = (Ipp8u*)pBN; 80 81 /* convert length to the number of BNU_CHUNK_T */ 82 cpSize len = INTERNAL_BNU_LENGTH(length); 83 84 BN_ID(pBN) = idCtxUnknown; 85 BN_SIGN(pBN) = ippBigNumPOS; 86 BN_SIZE(pBN) = 1; /* initial valie is zero */ 87 BN_ROOM(pBN) = len; /* close to what has been passed by user */ 88 89 /* reserve one BNU_CHUNK_T more for cpDiv_BNU, 90 mul, mont exp operations */ 91 len++; 92 93 /* allocate buffers */ 94 BN_NUMBER(pBN) = (BNU_CHUNK_T*)(ptr += sizeof(IppsBigNumState)); 95 BN_BUFFER(pBN) = (BNU_CHUNK_T*)(ptr += len * sizeof(BNU_CHUNK_T)); /* use expanded length here */ 96 97 /* set BN value and buffer to zero */ 98 ZEXPAND_BNU(BN_NUMBER(pBN), 0, len); 99 ZEXPAND_BNU(BN_BUFFER(pBN), 0, len); 100 101 BN_ID(pBN) = idCtxBigNum; 102 return ippStsNoErr; 103 } 104 }