Home
last modified time | relevance | path

Searched full:32 (Results 1 – 25 of 20276) sorted by relevance

12345678910>>...812

/external/llvm-project/llvm/test/CodeGen/X86/
Davx512bw-intrinsics-canonical.ll3 …-mtriple=i386-unknown-linux-gnu -mcpu=knl -mattr=+avx512bw | FileCheck %s --check-prefix=AVX512F-32
11 define <32 x i16> @test_mask_adds_epi16_rr_512(<32 x i16> %a, <32 x i16> %b) {
17 ; AVX512F-32-LABEL: test_mask_adds_epi16_rr_512:
18 ; AVX512F-32: # %bb.0:
19 ; AVX512F-32-NEXT: vpaddsw %zmm1, %zmm0, %zmm0
20 ; AVX512F-32-NEXT: retl
21 %res = call <32 x i16> @llvm.sadd.sat.v32i16(<32 x i16> %a, <32 x i16> %b)
22 ret <32 x i16> %res
24 declare <32 x i16> @llvm.sadd.sat.v32i16(<32 x i16>, <32 x i16>)
26 define <32 x i16> @test_mask_adds_epi16_rrk_512(<32 x i16> %a, <32 x i16> %b, <32 x i16> %passThru,…
[all …]
Dvec-strict-cmp-256.ll2 ; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx -O3 | FileCheck %s --check-prefix=AVX-32
4 …e=i686-unknown-unknown -mattr=+avx512f -mattr=+avx512vl -O3 | FileCheck %s --check-prefix=AVX512-32
6 …llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512f -O3 | FileCheck %s --check-prefix=AVX512F-32
10 ; AVX-32-LABEL: test_v8f32_oeq_q:
11 ; AVX-32: # %bb.0:
12 ; AVX-32-NEXT: pushl %ebp
13 ; AVX-32-NEXT: movl %esp, %ebp
14 ; AVX-32-NEXT: andl $-32, %esp
15 ; AVX-32-NEXT: subl $32, %esp
16 ; AVX-32-NEXT: vcmpeqps 8(%ebp), %ymm2, %ymm2
[all …]
Dvec-strict-cmp-128.ll2 …RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+sse2 -O3 | FileCheck %s --check-prefixes=SSE-32
4 ; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx -O3 | FileCheck %s --check-prefixes=AVX-32
6 …i686-unknown-unknown -mattr=+avx512f -mattr=+avx512vl -O3 | FileCheck %s --check-prefixes=AVX512-32
8 …c < %s -mtriple=i686-unknown-unknown -mattr=+avx512f -O3 | FileCheck %s --check-prefixes=AVX512F-32
12 ; SSE-32-LABEL: test_v4f32_oeq_q:
13 ; SSE-32: # %bb.0:
14 ; SSE-32-NEXT: pushl %ebp
15 ; SSE-32-NEXT: movl %esp, %ebp
16 ; SSE-32-NEXT: andl $-16, %esp
17 ; SSE-32-NEXT: subl $16, %esp
[all …]
Dabi-isel.ll5 …-model=static -code-model=small -pre-RA-sched=list-ilp | FileCheck %s -check-prefix=LINUX-32-STATIC
6 …cation-model=pic -code-model=small -pre-RA-sched=list-ilp | FileCheck %s -check-prefix=LINUX-32-PIC
9 …model=static -code-model=small -pre-RA-sched=list-ilp | FileCheck %s -check-prefix=DARWIN-32-STATIC
10 …amic-no-pic -code-model=small -pre-RA-sched=list-ilp | FileCheck %s -check-prefix=DARWIN-32-DYNAMIC
11 …ation-model=pic -code-model=small -pre-RA-sched=list-ilp | FileCheck %s -check-prefix=DARWIN-32-PIC
19 @xsrc = external global [32 x i32]
20 @xdst = external global [32 x i32]
22 @dsrc = global [131072 x i32] zeroinitializer, align 32
23 @ddst = global [131072 x i32] zeroinitializer, align 32
31 @lxsrc = internal global [32 x i32] zeroinitializer, align 32
[all …]
/external/libgav1/libgav1/src/
Dquantizer_tables.inc19 [kNumQuantizerLevelsForQuantizerMatrix][kNumPlaneTypes][32] = {
20 {{32, 42, 75, 91, 33, 42, 69, 86, 37, 58, 84,
25 {{32, 42, 69, 88, 33, 42, 64, 83, 36, 56, 77,
30 {{32, 38, 62, 86, 32, 40, 58, 80, 34, 51, 68,
35 {{32, 35, 59, 83, 32, 36, 57, 78, 34, 47, 65,
40 {{32, 35, 51, 77, 32, 36, 50, 72, 34, 42, 54, 75, 38, 51, 67, 87,
44 {{32, 35, 51, 75, 32, 36, 50, 71, 34, 42, 54, 73, 37, 50, 65, 84,
48 {{32, 34, 43, 62, 32, 34, 42, 59, 33, 37, 44, 58, 35, 43, 54, 68,
52 {{32, 32, 42, 56, 32, 33, 41, 53, 32, 35, 42, 52, 34, 37, 50, 59,
54 {31, 38, 47, 52, 32, 40, 45, 49, 39, 47, 45, 48, 44, 47, 51, 53,
[all …]
Dinter_intra_masks.inc21 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
22 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
23 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
24 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
25 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
26 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
27 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
28 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
29 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
30 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32,
[all …]
/external/libaom/libaom/av1/common/
Dquant_common.c22 31, 32, 32, 33, 34, 35, 36, 37, 38, 38, 39, 40, 41, 42,
93 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32,
177 // over 1024 pixels (>32x32) are scaled up only 2x unity (1 bit).
178 // This descaling is found via av1_tx_get_scale(). Thus, 16x32, 32x16
179 // and 32x32 transforms actually return Q2 coefficients, and 32x64,
313 sub-sampled from the 32x32 and 16x16 sizes, but explicitly
327 32, 43, 73, 97, 43, 67, 94, 110, 73, 94, 137, 150, 97, 110, 150, 200,
329 32, 32, 38, 51, 68, 84, 95, 109, 32, 35, 40, 49, 63, 76, 89, 102, 38,
334 32, 31, 31, 34, 36, 44, 48, 59, 65, 80, 83, 91, 97, 104, 111, 119, 31,
335 32, 32, 33, 34, 41, 44, 54, 59, 72, 75, 83, 90, 97, 104, 112, 31, 32,
[all …]
/external/llvm/test/CodeGen/Hexagon/
Deliminate-pred-spill.ll9 %0 = bitcast i8* %key to <32 x i32>*
10 %1 = bitcast i8* %data1 to <32 x i32>*
14 %pkey.0542 = phi <32 x i32>* [ %0, %entry ], [ null, %for.body ]
15 %pdata0.0541 = phi <32 x i32>* [ null, %entry ], [ %add.ptr48, %for.body ]
16 %pdata1.0540 = phi <32 x i32>* [ %1, %entry ], [ %add.ptr49, %for.body ]
18 %2 = load <32 x i32>, <32 x i32>* %pkey.0542, align 128
19 %3 = load <32 x i32>, <32 x i32>* %pdata0.0541, align 128
20 %4 = load <32 x i32>, <32 x i32>* undef, align 128
21 %arrayidx4 = getelementptr inbounds <32 x i32>, <32 x i32>* %pdata0.0541, i32 2
22 %5 = load <32 x i32>, <32 x i32>* %arrayidx4, align 128
[all …]
/external/llvm-project/llvm/test/CodeGen/Hexagon/
Deliminate-pred-spill.ll8 %0 = bitcast i8* %key to <32 x i32>*
9 %1 = bitcast i8* %data1 to <32 x i32>*
13 %pkey.0542 = phi <32 x i32>* [ %0, %entry ], [ null, %for.body ]
14 %pdata0.0541 = phi <32 x i32>* [ null, %entry ], [ %add.ptr48, %for.body ]
15 %pdata1.0540 = phi <32 x i32>* [ %1, %entry ], [ %add.ptr49, %for.body ]
17 %2 = load <32 x i32>, <32 x i32>* %pkey.0542, align 128
18 %3 = load <32 x i32>, <32 x i32>* %pdata0.0541, align 128
19 %4 = load <32 x i32>, <32 x i32>* undef, align 128
20 %arrayidx4 = getelementptr inbounds <32 x i32>, <32 x i32>* %pdata0.0541, i32 2
21 %5 = load <32 x i32>, <32 x i32>* %arrayidx4, align 128
[all …]
Dv6vect-spill-kill.ll10 %v0 = tail call <32 x i32> @llvm.hexagon.V6.vshuffh.128B(<32 x i32> undef)
16 %v3 = bitcast i8* %a1 to <32 x i32>*
20 %v4 = phi <32 x i32>* [ %v3, %b1 ], [ undef, %b2 ]
21 …%v5 = tail call <32 x i32> @llvm.hexagon.V6.vlalignbi.128B(<32 x i32> undef, <32 x i32> zeroinitia…
22 …%v6 = tail call <32 x i32> @llvm.hexagon.V6.vabsdiffub.128B(<32 x i32> %v5, <32 x i32> zeroinitial…
23 …%v7 = tail call <32 x i32> @llvm.hexagon.V6.vaddbnq.128B(<128 x i1> zeroinitializer, <32 x i32> ze…
24 …%v8 = tail call <32 x i32> @llvm.hexagon.V6.vaddbnq.128B(<128 x i1> undef, <32 x i32> %v7, <32 x i…
25 …%v9 = tail call <32 x i32> @llvm.hexagon.V6.vaddbnq.128B(<128 x i1> zeroinitializer, <32 x i32> %v…
26 …%v10 = tail call <32 x i32> @llvm.hexagon.V6.vaddbnq.128B(<128 x i1> undef, <32 x i32> %v9, <32 x …
27 …%v11 = tail call <32 x i32> @llvm.hexagon.V6.vlalignbi.128B(<32 x i32> undef, <32 x i32> zeroiniti…
[all …]
Dexpand-vstorerw-undef2.ll12 declare <32 x i32> @llvm.hexagon.V6.hi.128B(<64 x i32>) #1
13 declare <32 x i32> @llvm.hexagon.V6.lo.128B(<64 x i32>) #1
14 declare <32 x i32> @llvm.hexagon.V6.lvsplatw.128B(i32) #1
15 declare <32 x i32> @llvm.hexagon.V6.vaddh.128B(<32 x i32>, <32 x i32>) #1
16 declare <32 x i32> @llvm.hexagon.V6.vaddhsat.128B(<32 x i32>, <32 x i32>) #1
17 declare <32 x i32> @llvm.hexagon.V6.valignb.128B(<32 x i32>, <32 x i32>, i32) #1
18 declare <32 x i32> @llvm.hexagon.V6.valignbi.128B(<32 x i32>, <32 x i32>, i32) #1
19 declare <32 x i32> @llvm.hexagon.V6.vasrwh.128B(<32 x i32>, <32 x i32>, i32) #1
20 declare <32 x i32> @llvm.hexagon.V6.vavghrnd.128B(<32 x i32>, <32 x i32>) #1
21 declare <32 x i32> @llvm.hexagon.V6.vlsrw.128B(<32 x i32>, i32) #1
[all …]
Dv6vect-dbl-spill.ll9 %v0 = tail call <32 x i32> @llvm.hexagon.V6.lvsplatw.128B(i32 16843009)
10 %v1 = tail call <32 x i32> @llvm.hexagon.V6.vshuffh.128B(<32 x i32> undef)
11 %v2 = tail call <32 x i32> @llvm.hexagon.V6.vshuffh.128B(<32 x i32> zeroinitializer)
18 %v6 = phi <32 x i32>* [ undef, %b1 ], [ undef, %b0 ]
19 %v7 = tail call <32 x i32> @llvm.hexagon.V6.vabsdiffub.128B(<32 x i32> undef, <32 x i32> undef)
20 %v8 = tail call <128 x i1> @llvm.hexagon.V6.vgtub.128B(<32 x i32> %v7, <32 x i32> zeroinitializer)
21 …%v9 = tail call <32 x i32> @llvm.hexagon.V6.vaddbnq.128B(<128 x i1> %v8, <32 x i32> undef, <32 x i…
22 …%v10 = tail call <32 x i32> @llvm.hexagon.V6.valignbi.128B(<32 x i32> undef, <32 x i32> undef, i32…
23 …%v11 = tail call <32 x i32> @llvm.hexagon.V6.vabsdiffub.128B(<32 x i32> zeroinitializer, <32 x i32…
24 %v12 = tail call <32 x i32> @llvm.hexagon.V6.vabsdiffub.128B(<32 x i32> %v10, <32 x i32> undef)
[all …]
Dprob-types.ll11 declare <32 x i32> @llvm.hexagon.V6.vdmpybus.128B(<32 x i32>, i32) #0
14 declare <32 x i32> @llvm.hexagon.V6.vlalignbi.128B(<32 x i32>, <32 x i32>, i32) #0
17 declare <32 x i32> @llvm.hexagon.V6.vaddh.128B(<32 x i32>, <32 x i32>) #0
20 declare <32 x i32> @llvm.hexagon.V6.vlalignb.128B(<32 x i32>, <32 x i32>, i32) #0
23 declare <32 x i32> @llvm.hexagon.V6.vand.128B(<32 x i32>, <32 x i32>) #0
26 declare <64 x i32> @llvm.hexagon.V6.vshuffvdd.128B(<32 x i32>, <32 x i32>, i32) #0
29 declare <32 x i32> @llvm.hexagon.V6.vrdelta.128B(<32 x i32>, <32 x i32>) #0
32 declare <64 x i32> @llvm.hexagon.V6.vunpackuh.128B(<32 x i32>) #0
35 declare <32 x i32> @llvm.hexagon.V6.lo.128B(<64 x i32>) #0
38 declare <32 x i32> @llvm.hexagon.V6.hi.128B(<64 x i32>) #0
[all …]
/external/llvm/test/CodeGen/X86/
Davx512bw-intrinsics.ll3 …wn-linux-gnu -mcpu=knl -mattr=+avx512bw | FileCheck %s --check-prefix=ALL --check-prefix=AVX512F-32
33 ; AVX512F-32-LABEL: test_cmp_b_512:
34 ; AVX512F-32: # BB#0:
35 ; AVX512F-32-NEXT: subl $68, %esp
36 ; AVX512F-32-NEXT: .Ltmp0:
37 ; AVX512F-32-NEXT: .cfi_def_cfa_offset 72
38 ; AVX512F-32-NEXT: vpcmpeqb %zmm1, %zmm0, %k0
39 ; AVX512F-32-NEXT: kmovq %k0, {{[0-9]+}}(%esp)
40 ; AVX512F-32-NEXT: movl {{[0-9]+}}(%esp), %eax
41 ; AVX512F-32-NEXT: movl {{[0-9]+}}(%esp), %edx
[all …]
/external/elfutils/tests/
Drun-allregs.sh32 0: %eax (eax), signed 32 bits
33 1: %ecx (ecx), signed 32 bits
34 2: %edx (edx), signed 32 bits
35 3: %ebx (ebx), signed 32 bits
36 4: %esp (esp), address 32 bits
37 5: %ebp (ebp), address 32 bits
38 6: %esi (esi), signed 32 bits
39 7: %edi (edi), signed 32 bits
40 8: %eip (eip), address 32 bits
41 9: %eflags (eflags), unsigned 32 bits
[all …]
/external/parameter-framework/upstream/test/test-fixed-point-parameter/
DVirtualSubsystem.xml7 <!-- 32b -->
8 <ParameterBlock Name="32">
9 <FixedPointParameter Name="q0.0" Size="32" Integral="0" Fractional="0"/>
10 <FixedPointParameter Name="q0.1" Size="32" Integral="0" Fractional="1"/>
11 <FixedPointParameter Name="q0.2" Size="32" Integral="0" Fractional="2"/>
12 <FixedPointParameter Name="q0.3" Size="32" Integral="0" Fractional="3"/>
13 <FixedPointParameter Name="q0.4" Size="32" Integral="0" Fractional="4"/>
14 <FixedPointParameter Name="q0.5" Size="32" Integral="0" Fractional="5"/>
15 <FixedPointParameter Name="q0.6" Size="32" Integral="0" Fractional="6"/>
16 <FixedPointParameter Name="q0.7" Size="32" Integral="0" Fractional="7"/>
[all …]
/external/llvm-project/llvm/test/CodeGen/Mips/
Dfpneeded.ll1 …h=mipsel -mcpu=mips32 -relocation-model=static -O3 < %s -mips-os16 | FileCheck %s -check-prefix=32
13 ; 32: .set nomips16
14 ; 32: .ent fv
15 ; 32: .set noreorder
16 ; 32: .set nomacro
17 ; 32: .set noat
18 ; 32: jr $ra
19 ; 32: .set at
20 ; 32: .set macro
21 ; 32: .set reorder
[all …]
Dselect.ll2 …ux-gnu -mcpu=mips32 -relocation-model=pic -verify-machineinstrs | FileCheck %s -check-prefix=32
3 …-gnu -mcpu=mips32r2 -relocation-model=pic -verify-machineinstrs | FileCheck %s -check-prefix=32R2
4 …-gnu -mcpu=mips32r6 -relocation-model=pic -verify-machineinstrs | FileCheck %s -check-prefix=32R6
13 ; 32-LABEL: i32_icmp_ne_i32_val:
14 ; 32: # %bb.0: # %entry
15 ; 32-NEXT: movn $5, $6, $4
16 ; 32-NEXT: jr $ra
17 ; 32-NEXT: move $2, $5
19 ; 32R2-LABEL: i32_icmp_ne_i32_val:
20 ; 32R2: # %bb.0: # %entry
[all …]
/external/llvm/test/CodeGen/Mips/
Dfpneeded.ll1 …h=mipsel -mcpu=mips32 -relocation-model=static -O3 < %s -mips-os16 | FileCheck %s -check-prefix=32
13 ; 32: .set nomips16
14 ; 32: .ent fv
15 ; 32: .set noreorder
16 ; 32: .set nomacro
17 ; 32: .set noat
18 ; 32: jr $ra
19 ; 32: .set at
20 ; 32: .set macro
21 ; 32: .set reorder
[all …]
/external/mesa3d/src/intel/tools/tests/gen9/
Dsendc.expected1 32 00 60 05 40 3a 00 20 80 0f 00 06 00 14 03 88
2 32 00 80 05 40 3a 00 20 00 0f 00 06 00 10 03 90
3 32 00 80 05 40 3a 00 20 40 0e 00 06 00 11 03 82
4 32 00 60 02 40 02 00 20 80 0f 8d 06 01 a0 0b 88
5 32 00 80 02 40 02 00 20 20 0f 8d 06 01 a0 0d 8e
6 32 00 60 02 40 02 00 20 a0 0f 8d 06 01 00 0a 86
7 32 00 80 02 40 02 00 20 60 0f 8d 06 01 00 0c 8a
8 32 00 61 05 41 3a 00 20 80 0f 00 06 00 14 03 88
9 32 00 60 02 40 02 00 20 40 0f 8d 06 01 e0 0b 8c
10 32 00 80 02 40 02 00 20 a0 0e 8d 06 01 e0 0d 96
[all …]
/external/flac/test/cuesheets/
Dbad.065.INDEX_num_out_of_range.cue10 INDEX 06 03:32:06
11 INDEX 07 03:32:07
12 INDEX 08 03:32:08
13 INDEX 09 03:32:09
14 INDEX 10 03:32:10
15 INDEX 11 03:32:11
16 INDEX 12 03:32:12
17 INDEX 13 03:32:13
18 INDEX 14 03:32:14
19 INDEX 15 03:32:15
[all …]
/external/llvm-project/llvm/test/CodeGen/Hexagon/autohvx/
Disel-widen-truncate-illegal-elem.ll6 target datalayout = "e-m:e-p:32:32:32-a:0-n16:32-i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64…
17 %v6 = lshr i64 %v5, 32
20 %v9 = insertelement <32 x i64> undef, i64 %v8, i32 0
21 %v10 = shufflevector <32 x i64> %v9, <32 x i64> undef, <32 x i32> zeroinitializer
22 %v11 = getelementptr i32, i32* null, i32 32
23 %v12 = bitcast i32* %v11 to <32 x i32>*
24 %v13 = load <32 x i32>, <32 x i32>* %v12, align 4
25 %v14 = shl <32 x i32> %v13, zeroinitializer
26 %v15 = sext <32 x i32> %v14 to <32 x i64>
27 %v16 = mul nsw <32 x i64> %v10, %v15
[all …]
/external/llvm-project/clang/test/CodeGen/
Dtarget-data.c3 … I686-UNKNOWN: target datalayout = "e-m:e-p:32:32-p270:32:32-p271:32:32-p272:64:64-f64:32:64-f80:3…
7 …/ I686-DARWIN: target datalayout = "e-m:o-p:32:32-p270:32:32-p271:32:32-p272:64:64-f64:32:64-f80:1…
11 … I686-WIN32: target datalayout = "e-m:x-p:32:32-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:32-n8:…
15 …I686-CYGWIN: target datalayout = "e-m:x-p:32:32-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:32-n8:…
19 // I686-MACHO: target datalayout = "e-m:o-p:32:32-p270:32:32-p271:32:32-p272:64:64-f64:32:64-f80:32…
23 // X86_64: target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S…
27 // XCORE: target datalayout = "e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32-f64:32-a:0:32-n32"
31 // SPARC-V8: target datalayout = "E-m:e-p:32:32-i64:64-f128:64-n32-S64"
38 // RUN: FileCheck %s -check-prefix=MIPS-32EL
40 // RUN: FileCheck %s -check-prefix=MIPS-32EL
[all …]
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dselect.ll7 ; RUN: -check-prefix=CHECK-32 %s
18 ; CHECK-32-LABEL: f0:
19 ; CHECK-32: # %bb.0:
20 ; CHECK-32-NEXT: li r4, 125
21 ; CHECK-32-NEXT: li r5, -3
22 ; CHECK-32-NEXT: cmpwi r3, 0
23 ; CHECK-32-NEXT: bc 12, lt, .LBB0_1
24 ; CHECK-32-NEXT: b .LBB0_2
25 ; CHECK-32-NEXT: .LBB0_1:
26 ; CHECK-32-NEXT: addi r4, r5, 0
[all …]
/external/boringssl/src/crypto/cmac/
Dcavp_aes256_cmac_tests.txt8 Klen = 32
17 Klen = 32
26 Klen = 32
35 Klen = 32
44 Klen = 32
53 Klen = 32
62 Klen = 32
71 Klen = 32
80 Klen = 32
89 Klen = 32
[all …]

12345678910>>...812