Home
last modified time | relevance | path

Searched refs:enable_sgpr_grid_workgroup_count_x (Results 1 – 13 of 13) sorted by relevance

/external/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.workgroup.id.ll19 ; HSA: enable_sgpr_grid_workgroup_count_x = 0
48 ; HSA: enable_sgpr_grid_workgroup_count_x = 0
84 ; HSA: enable_sgpr_grid_workgroup_count_x = 0
Dlarge-alloca-compute.ll36 ; GCNHSA: enable_sgpr_grid_workgroup_count_x = 0
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.workgroup.id.ll21 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
49 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
84 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
Dlarge-alloca-compute.ll39 ; GCNHSA: enable_sgpr_grid_workgroup_count_x = 0
Dindirect-call.ll47 ; GCN-NEXT: enable_sgpr_grid_workgroup_count_x = 0
143 ; GCN-NEXT: enable_sgpr_grid_workgroup_count_x = 0
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dllvm.amdgcn.workgroup.id.ll21 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
49 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
84 ; CO-V2: enable_sgpr_grid_workgroup_count_x = 0
Dextractelement.ll1666 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_x = 0
1757 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_x = 0
2180 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_x = 0
2264 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_x = 0
2355 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_x = 0
2442 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_x = 0
/external/llvm/test/MC/AMDGPU/
Dhsa.s79 enable_sgpr_grid_workgroup_count_x = 1 define
/external/llvm-project/llvm/test/MC/AMDGPU/
Dhsa.s98 enable_sgpr_grid_workgroup_count_x = 1 define
Dhsa-gfx10.s101 enable_sgpr_grid_workgroup_count_x = 1 define
/external/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h132 CODEPROP(enable_sgpr_grid_workgroup_count_x,
/external/llvm-project/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h109 CODEPROP(enable_sgpr_grid_workgroup_count_x, ENABLE_SGPR_GRID_WORKGROUP_COUNT_X),
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h109 CODEPROP(enable_sgpr_grid_workgroup_count_x, ENABLE_SGPR_GRID_WORKGROUP_COUNT_X),