Home
last modified time | relevance | path

Searched refs:enable_sgpr_grid_workgroup_count_y (Results 1 – 13 of 13) sorted by relevance

/external/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.workgroup.id.ll20 ; HSA: enable_sgpr_grid_workgroup_count_y = 0
49 ; HSA: enable_sgpr_grid_workgroup_count_y = 0
85 ; HSA: enable_sgpr_grid_workgroup_count_y = 0
Dlarge-alloca-compute.ll37 ; GCNHSA: enable_sgpr_grid_workgroup_count_y = 0
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.workgroup.id.ll22 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
50 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
85 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
Dlarge-alloca-compute.ll40 ; GCNHSA: enable_sgpr_grid_workgroup_count_y = 0
Dindirect-call.ll48 ; GCN-NEXT: enable_sgpr_grid_workgroup_count_y = 0
144 ; GCN-NEXT: enable_sgpr_grid_workgroup_count_y = 0
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dllvm.amdgcn.workgroup.id.ll22 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
50 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
85 ; CO-V2: enable_sgpr_grid_workgroup_count_y = 0
Dextractelement.ll1667 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_y = 0
1758 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_y = 0
2181 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_y = 0
2265 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_y = 0
2356 ; GPRIDX-NEXT: enable_sgpr_grid_workgroup_count_y = 0
2443 ; MOVREL-NEXT: enable_sgpr_grid_workgroup_count_y = 0
/external/llvm/test/MC/AMDGPU/
Dhsa.s80 enable_sgpr_grid_workgroup_count_y = 1 define
/external/llvm-project/llvm/test/MC/AMDGPU/
Dhsa.s99 enable_sgpr_grid_workgroup_count_y = 1 define
Dhsa-gfx10.s102 enable_sgpr_grid_workgroup_count_y = 1 define
/external/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h134 CODEPROP(enable_sgpr_grid_workgroup_count_y,
/external/llvm-project/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h110 CODEPROP(enable_sgpr_grid_workgroup_count_y, ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y),
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h110 CODEPROP(enable_sgpr_grid_workgroup_count_y, ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y),