/external/llvm/test/MC/AMDGPU/ |
D | sop2.s | 79 s_orn2_b64 s[2:3], s[4:5], s[6:7] label
|
/external/llvm-project/llvm/test/MC/AMDGPU/ |
D | sop2.s | 111 s_orn2_b64 s[2:3], s[4:5], s[6:7] label
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
D | orn2.ll | 91 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[4:5] 101 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[4:5] 111 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[6:7] 112 ; GCN-NEXT: s_orn2_b64 s[2:3], s[4:5], s[6:7] 126 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[4:5] 181 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[4:5] 191 ; GCN-NEXT: s_orn2_b64 s[0:1], s[2:3], s[4:5]
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | andorn2.ll | 40 ; GCN: s_orn2_b64
|
D | multilevel-break.ll | 220 ; GCN-NEXT: s_orn2_b64 s[6:7], vcc, exec
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop2_vi.txt | 30 # VI: s_orn2_b64 s[2:3], s[4:5], s[6:7] ; encoding: [0x04,0x06,0x82,0x8a]
|
/external/llvm-project/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop2_vi.txt | 30 # VI: s_orn2_b64 s[2:3], s[4:5], s[6:7] ; encoding: [0x04,0x06,0x82,0x8a]
|
D | gfx8_dasm_all.txt | 17403 # CHECK: s_orn2_b64 s[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8a,0x8a] 17406 # CHECK: s_orn2_b64 s[12:13], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8c,0x8a] 17409 # CHECK: s_orn2_b64 s[100:101], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe4,0x8a] 17412 # CHECK: s_orn2_b64 flat_scratch, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe6,0x8a] 17415 # CHECK: s_orn2_b64 vcc, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xea,0x8a] 17418 # CHECK: s_orn2_b64 tba, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xec,0x8a] 17421 # CHECK: s_orn2_b64 tma, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xee,0x8a] 17424 # CHECK: s_orn2_b64 ttmp[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfa,0x8a] 17427 # CHECK: s_orn2_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8a] 17430 # CHECK: s_orn2_b64 s[10:11], s[4:5], s[4:5] ; encoding: [0x04,0x04,0x8a,0x8a] [all …]
|
D | gfx10_dasm_all.txt | 17414 # GFX10: s_orn2_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8b] 17417 # GFX10: s_orn2_b64 s[0:1], -1, s[4:5] ; encoding: [0xc1,0x04,0x80,0x8b] 17420 # GFX10: s_orn2_b64 s[0:1], -4.0, s[4:5] ; encoding: [0xf7,0x04,0x80,0x8b] 17423 # GFX10: s_orn2_b64 s[0:1], 0, s[4:5] ; encoding: [0x80,0x04,0x80,0x8b] 17426 # GFX10: s_orn2_b64 s[0:1], 0.5, s[4:5] ; encoding: [0xf0,0x04,0x80,0x8b] 17429 # GFX10: s_orn2_b64 s[0:1], 0x3f717273, s[4:5] ; encoding: [0xff,0x04,0x80,0x8b,0x73,0x72,0x71,0x… 17432 # GFX10: s_orn2_b64 s[0:1], 0xaf123456, s[4:5] ; encoding: [0xff,0x04,0x80,0x8b,0x56,0x34,0x12,0x… 17435 # GFX10: s_orn2_b64 s[0:1], exec, s[4:5] ; encoding: [0x7e,0x04,0x80,0x8b] 17438 # GFX10: s_orn2_b64 s[0:1], s[102:103], s[100:101] ; encoding: [0x66,0x64,0x80,0x8b] 17441 # GFX10: s_orn2_b64 s[0:1], s[102:103], s[4:5] ; encoding: [0x66,0x04,0x80,0x8b] [all …]
|
D | gfx9_dasm_all.txt | 15621 # CHECK: s_orn2_b64 s[10:11], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8a,0x8a] 15624 # CHECK: s_orn2_b64 s[12:13], s[2:3], s[4:5] ; encoding: [0x02,0x04,0x8c,0x8a] 15627 # CHECK: s_orn2_b64 s[100:101], s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe4,0x8a] 15630 # CHECK: s_orn2_b64 flat_scratch, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xe6,0x8a] 15633 # CHECK: s_orn2_b64 vcc, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xea,0x8a] 15636 # CHECK: s_orn2_b64 exec, s[2:3], s[4:5] ; encoding: [0x02,0x04,0xfe,0x8a] 15639 # CHECK: s_orn2_b64 s[10:11], s[4:5], s[4:5] ; encoding: [0x04,0x04,0x8a,0x8a] 15642 # CHECK: s_orn2_b64 s[10:11], s[100:101], s[4:5] ; encoding: [0x64,0x04,0x8a,0x8a] 15645 # CHECK: s_orn2_b64 s[10:11], flat_scratch, s[4:5] ; encoding: [0x66,0x04,0x8a,0x8a] 15648 # CHECK: s_orn2_b64 s[10:11], vcc, s[4:5] ; encoding: [0x6a,0x04,0x8a,0x8a] [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 516 def S_ORN2_B64 : SOP2_64 <"s_orn2_b64",
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 569 def S_ORN2_B64 : SOP2_64 <"s_orn2_b64",
|
/external/mesa3d/src/amd/compiler/ |
D | aco_optimizer.cpp | 2210 instr->opcode = aco_opcode::s_orn2_b64; in combine_salu_n2()
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 265 defm S_ORN2_B64 : SOP2_64 <sop2<0x17, 0x15>, "s_orn2_b64", []>;
|
/external/llvm-project/llvm/docs/AMDGPU/ |
D | AMDGPUAsmGFX7.rst | 540 …s_orn2_b64 :ref:`sdst<amdgpu_synid7_sdst64_1>`, :ref:`ssrc0<amdgpu_synid7_…
|
D | AMDGPUAsmGFX8.rst | 562 …s_orn2_b64 :ref:`sdst<amdgpu_synid8_sdst64_1>`, :ref:`ssrc0<amdgpu_synid8_…
|
D | AMDGPUAsmGFX9.rst | 731 …s_orn2_b64 :ref:`sdst<amdgpu_synid9_sdst64_1>`, :ref:`ssrc0<amdgpu_synid9_…
|
D | AMDGPUAsmGFX10.rst | 1209 …s_orn2_b64 :ref:`sdst<amdgpu_synid10_sdst64_1>`, :ref:`ssrc0<amdgpu_synid1…
|