/external/libjpeg-turbo/ |
D | jdcoefct.c | 445 JLONG Q00, Q01, Q02, Q03 = 0, Q10, Q11, Q12 = 0, Q20, Q21 = 0, Q30 = 0, num; in decompress_smooth_data() local 535 Q21 = quanttbl->quantval[Q21_POS]; in decompress_smooth_data() 739 pred = (int)(((Q21 << 7) + num) / (Q21 << 8)); in decompress_smooth_data() 743 pred = (int)(((Q21 << 7) - num) / (Q21 << 8)); in decompress_smooth_data()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64PBQPRegAlloc.cpp | 89 case AArch64::Q21: in isOdd()
|
D | AArch64SchedPredicates.td | 191 CheckRegOperand<0, Q21>,
|
D | AArch64RegisterInfo.td | 409 def Q21 : AArch64Reg<21, "q21", [D21], ["v21", ""]>, DwarfRegAlias<B21>; 770 def Z21 : AArch64Reg<21, "z21", [Q21, Z21_HI]>, DwarfRegNum<[117]>;
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64PBQPRegAlloc.cpp | 90 case AArch64::Q21: in isOdd()
|
D | AArch64RegisterInfo.td | 376 def Q21 : AArch64Reg<21, "q21", [D21], ["v21", ""]>, DwarfRegAlias<B21>;
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64PBQPRegAlloc.cpp | 89 case AArch64::Q21: in isOdd()
|
D | AArch64SchedPredicates.td | 191 CheckRegOperand<0, Q21>,
|
D | AArch64RegisterInfo.td | 412 def Q21 : AArch64Reg<21, "q21", [D21], ["v21", ""]>, DwarfRegAlias<B21>; 790 def Z21 : AArch64Reg<21, "z21", [Q21, Z21_HI]>, DwarfRegNum<[117]>;
|
/external/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64MCTargetDesc.cpp | 220 {codeview::RegisterId::ARM64_Q21, AArch64::Q21}, in initLLVMToCVRegMapping()
|
D | AArch64InstPrinter.cpp | 1199 case AArch64::Q20: Reg = AArch64::Q21; break; in getNextVectorRegister() 1200 case AArch64::Q21: Reg = AArch64::Q22; break; in getNextVectorRegister()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64MCTargetDesc.cpp | 216 {codeview::RegisterId::ARM64_Q21, AArch64::Q21}, in initLLVMToCVRegMapping()
|
D | AArch64InstPrinter.cpp | 1185 case AArch64::Q20: Reg = AArch64::Q21; break; in getNextVectorRegister() 1186 case AArch64::Q21: Reg = AArch64::Q22; break; in getNextVectorRegister()
|
/external/llvm/lib/Target/AArch64/InstPrinter/ |
D | AArch64InstPrinter.cpp | 1248 case AArch64::Q20: Reg = AArch64::Q21; break; in getNextVectorRegister() 1249 case AArch64::Q21: Reg = AArch64::Q22; break; in getNextVectorRegister()
|
/external/ImageMagick/PerlMagick/t/reference/jpeg/ |
D | write_non_interlaced.miff | 16 …�\V�LT�AM�?G�&C�,K�5U�;`�>e�?k�Am�Bo�[|�W^fNB^H;�}p�������������ν�ɽ���syoX`Q21,43/:65@<;FA>JF=MG;L…
|
D | write_plane_interlaced.miff | 16 …�\V�LT�AM�?G�&C�,K�5U�;`�>e�?k�Am�Bo�[|�W^fNB^H;�}p�������������ν�ɽ���syoX`Q21,43/:65@<;FA>JF=MG;L…
|
/external/ImageMagick/PerlMagick/t/reference/write/jpeg/ |
D | write_plane_interlaced.miff | 45 …�\V�LT�AM�?G�&C�,K�5U�;`�>e�?k�Am�Bo�\}�W^gOC_I<�}p�������������ν�ɽ���syoX`Q21,43/:65@<;FA>JF=MG;L…
|
D | write_non_interlaced.miff | 45 …�\V�LT�AM�?G�&C�,K�5U�;`�>e�?k�Am�Bo�\}�W^gOC_I<�}p�������������ν�ɽ���syoX`Q21,43/:65@<;FA>JF=MG;L…
|
/external/llvm-project/llvm/lib/Target/VE/Disassembler/ |
D | VEDisassembler.cpp | 95 VE::Q16, VE::Q17, VE::Q18, VE::Q19, VE::Q20, VE::Q21, VE::Q22, VE::Q23,
|
/external/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 260 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, 440 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 309 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, 633 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,
|
/external/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 312 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, 636 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,
|
/external/llvm-project/llvm/lib/Target/VE/AsmParser/ |
D | VEAsmParser.cpp | 125 VE::Q16, VE::Q17, VE::Q18, VE::Q19, VE::Q20, VE::Q21, VE::Q22, VE::Q23,
|
/external/ImageMagick/MagickCore/ |
D | enhance.c | 409 const size_t *Q22,const size_t *Q11,const size_t *Q21, in InterpolateCLAHE() argument 432 (tile->width-x)*Q21[intensity]))); in InterpolateCLAHE()
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenRegisterInfo.inc | 162 Q21 = 142, 2660 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 3923 { AArch64::Q21, 85U }, 4202 { AArch64::Q21, 85U }, 20418 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 20420 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 20422 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 20424 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 20446 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… 20448 …h64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, AArch64::Q20, AArch64::Q21, AArch64::Q22, AArc… [all …]
|